onsemi CAT1641LI-45-G
- Part No.:
- CAT1641LI-45-G
- Manufacturer:
- onsemi
- Category:
- Supervisors
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
CAT1641LI-45-G.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,509
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CAT1641LI-45-G from onsemi is an integrated supervisory circuit with 64 kbit I²C EEPROM, providing active-high reset output and precision VCC monitoring for 5 V systems (4.50–4.75 V threshold). It operates from 3.0 V to 5.5 V, supports 400 kHz I²C communication, and delivers guaranteed reset validity down to VCC = 1.0 V - used in microcontroller-based power-up sequencing and brown-out protection for industrial control modules.
For engineers reviewing the CAT1641LI-45-G datasheet, pinout, applications, or equivalent options, key selection criteria include active-high reset polarity, 4.50–4.75 V threshold tolerance, 64-byte page write capability, 1 M endurance cycles, and PDIP-8 package compatibility with legacy board layouts.
Technical Context
The CAT1641LI-45-G integrates a precision voltage monitor with hysteresis (15 mV) and an open-drain active-high RESET output, ensuring reliable assertion during VCC drop below 4.50 V and release after ≥200 ms timeout once VCC exceeds 4.75 V. Its embedded 64 kbit EEPROM uses I²C protocol with 64-byte page buffering and hardware write protection triggered by VCC < reset threshold.
Reset timing includes 5 µs VTH-to-RESET delay, 30 ns glitch rejection, and manual reset input support with 100 ns immunity. Memory operation features ACK polling, sequential/random read modes, and 5 ms typical write cycle time - all synchronized to the 400 kHz I²C clock with tLOW = 1.3 µs and tHIGH = 0.6 µs minimum timing compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Polarity | Active-high open-drain output - pulls high via external resistor when VCC is valid; asserts low during brown-out. |
| Reset Threshold | 4.50 V to 4.75 V - precisely targets +5 V systems with ±5% tolerance; guarantees reset activation before logic corruption. |
| I²C Interface | 400 kHz maximum clock rate - supports standard-mode I²C bus timing with tAA ≤ 900 ns data valid delay. |
| EEPROM Capacity | 64 kbit (8 k × 8) with 64-byte page write - enables efficient firmware parameter storage and configuration backup. |
| Endurance & Retention | 1,000,000 program/erase cycles and 100-year data retention - suitable for long-life industrial deployments without refresh. |
| Supply Range | 3.0 V to 5.5 V - interoperable across 3.3 V and 5 V microcontroller domains while maintaining reset accuracy. |
| Operating Temperature | −40°C to +85°C - qualified for industrial environments including motor drives and PLC I/O modules. |
Pinout & Package
Package: 8-pin PDIP (Case 646AA), 0.300-inch width, through-hole mounting compatible with legacy PCB tooling and manual assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: VCC | Power supply input | Primary supply rail (3.0–5.5 V); powers both reset controller and EEPROM; must be decoupled near pin. |
| 2: RESET | Active-high open-drain reset output | Drives high only when VCC ≥ 4.75 V; requires external pull-up resistor to system VCC or logic rail. |
| 3: SCL | I²C serial clock input | Master-generated clock signal; accepts 400 kHz max frequency with 0.6 µs high/1.3 µs low minimum pulse widths. |
| 4: SDA | I²C bidirectional data line | Open-drain interface shared across I²C bus; requires external pull-up; supports ACK polling during EEPROM writes. |
| 5: A0 | Device address bit 0 | Hardwired low/high to configure slave address; enables up to eight CAT1641 devices on same I²C bus. |
| 6: A1 | Device address bit 1 | Second address bit; combined with A0/A2 to set 3-bit programmable portion of 7-bit I²C slave address (1010xxxR/W). |
| 7: A2 | Device address bit 2 | Third address bit; default value is 0 if unconnected; determines unique I²C address in multi-device systems. |
| 8: VSS | Ground reference | System ground return for reset logic and EEPROM core; must be low-impedance connection to minimize noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Valid Reset at VCC = 1.0 V | Ensures deterministic reset assertion even during deep brown-out, preventing undefined MCU state before power collapse. |
| Hardware Write Protection | Automatically disables EEPROM writes when VCC falls below reset threshold or has not yet stabilized - eliminates data corruption during power ramp. |
| Manual Reset Input Capability | RESET pin doubles as edge-triggered manual reset input; initiates 200 ms timeout on high-to-low transition, supporting push-button recovery. |
| Glitch Immunity | Rejects VCC transients <30 ns and RESET input pulses <100 ns - prevents spurious resets in electrically noisy industrial settings. |
| Pb-Free & RoHS Compliance | Meets EU RoHS Directive 2011/65/EU with NiPdAu lead finish - supports environmentally compliant manufacturing and export requirements. |
Applications
| Industrial PLC Power Sequencing | Smart Meter Firmware Backup |
|---|---|
Use Scenario: Ensuring deterministic boot sequence in programmable logic controllers during AC mains fluctuation or battery switchover. IC Role / Device Role / Timing Role: Supervisory IC asserting active-high RESET to hold CPU in reset until 5 V rail stabilizes above 4.75 V and remains valid for ≥200 ms. Use Value: Prevents partial execution of initialization code and avoids corrupted register states during marginal supply conditions. |
Use Scenario: Storing tariff tables, calibration coefficients, and event logs in utility smart meters with decade-level field lifetime. IC Role / Device Role / Timing Role: Non-volatile memory + supervisor co-located on meter SoC board; EEPROM retains data across 100,000+ power cycles. Use Value: Eliminates need for separate reset IC and serial EEPROM, reducing BOM count and PCB area while guaranteeing atomic write protection. |
| Medical Diagnostic Equipment Boot Integrity | Factory Automation HMI Configuration Storage |
Use Scenario: Securing safe startup of imaging subsystems (e.g., ultrasound beamformers) where premature processor wake-up risks hardware damage. IC Role / Device Role / Timing Role: Precision VCC monitor with 4.50–4.75 V threshold ensures reset remains asserted until analog supply rails settle within spec. Use Value: Meets IEC 62304 Class C software safety requirements by enforcing hardware-enforced power-good sequencing. |
Use Scenario: Persisting display brightness, language, and I/O mapping settings across reboots in human-machine interface panels on production lines. IC Role / Device Role / Timing Role: I²C EEPROM stores user preferences; supervisor guards against write corruption during factory floor power dips. Use Value: Enables zero-touch configuration restoration after unexpected shutdown, minimizing machine downtime and operator intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory + EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6361LKA29+T | Active-high reset, 2.93 V threshold, no integrated EEPROM, SOT23-5 package | Requires external EEPROM; suited for space-constrained designs where memory size is small and reset-only function suffices | Select when board area is critical and 64 kbit EEPROM is unnecessary; verify I²C bus loading with added EEPROM device |
| STM8S105K4T6C | 8-bit MCU with internal 4 kbyte EEPROM and configurable reset generation; 32-pin LQFP | Software-configurable reset timing and thresholds; adds processing capability but increases design complexity and BOM cost | Choose when firmware-controlled reset behavior or runtime parameter updates are required beyond fixed-threshold supervision |
Compared with MAX6361LKA29+T and STM8S105K4T6C, the CAT1641LI-45-G uniquely combines fixed-precision 4.50–4.75 V reset with 64 kbit I²C EEPROM in a single PDIP-8 package - eliminating interconnect routing, timing skew, and qualification overhead of discrete solutions.
Availability
CAT1641LI-45-G is available at Aetrix Electronics and suitable for industrial PLCs, smart metering systems, medical diagnostic equipment, and factory automation HMIs requiring stable component supply with long-term lifecycle assurance.
Supply support for CAT1641LI-45-G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, and cloud infrastructure markets.
The CAT164x series was designed to consolidate power supervision and non-volatile storage into one IC for microcontroller-based systems - targeting cost-sensitive, reliability-critical applications in industrial control and instrumentation.
FAQ
What is the reset output behavior of the CAT1641LI-45-G during power-up?
During power-up, the CAT1641LI-45-G holds its RESET pin low until VCC rises above 4.50 V, then maintains active-low reset for a guaranteed 130–270 ms timeout (typical 200 ms) before releasing it high. This ensures the host microcontroller remains held in reset long enough for all supply rails and clocks to stabilize - a critical requirement for deterministic boot in industrial systems. The CAT1641LI-45-G implements this using an internal timer synchronized to VCC crossing the threshold.
Can the CAT1641LI-45-G be used with a 3.3 V microcontroller I²C bus?
Yes, the CAT1641LI-45-G supports I²C operation from 3.0 V to 5.5 V, so it interfaces directly with 3.3 V microcontrollers. Its SDA and SCL pins tolerate 0.3×VCC low and 0.7×VCC high logic thresholds, and VOL is specified at 0.4 V with 3 mA sink - compatible with standard 3.3 V I²C level definitions. However, the reset threshold remains fixed at 4.50–4.75 V, so it must be powered from a 5 V rail when supervising 5 V systems.
How does hardware write protection work in the CAT1641LI-45-G?
The CAT1641LI-45-G disables all EEPROM write operations whenever VCC falls below the 4.50 V reset threshold or has not yet reached that level during power-up. This is implemented via internal voltage sensing that gates the write enable path - preventing partial writes, byte corruption, or inadvertent overwrites during brown-out or power ramp. Unlike software locks, this protection is always active and requires no firmware intervention.
What is the maximum number of CAT1641LI-45-G devices that can share one I²C bus?
Up to eight CAT1641LI-45-G devices can share a single I²C bus using the A0, A1, and A2 address pins. These three pins form the least-significant bits of the 7-bit slave address (default prefix 1010), allowing binary encoding of addresses 1010000 (0x50) through 1010111 (0x57). Each device must have a unique A0–A2 combination; unconnected pins default to logic low, so explicit pull-up/down resistors are required for deterministic addressing.
Does the CAT1641LI-45-G support manual reset functionality?
Yes, the RESET pin on the CAT1641LI-45-G serves dual purpose: it is an active-high open-drain output and a manual reset input. Driving the pin low (high-to-low edge) initiates a new 200 ms reset timeout, independent of VCC status. This enables push-button recovery in deployed systems. Glitches shorter than 100 ns are ignored, and the pin requires an external pull-up resistor to function correctly in both modes.
CAT1641LI-45-G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High
- Reset Timeout:
- 130ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
CAT1641LI-45-G FAQ
1.How can I place an order for CAT1641LI-45-G through Aetrix?
Please submit a Request for Quotation (RFQ) for CAT1641LI-45-G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CAT1641LI-45-G reliable?
The price and inventory of CAT1641LI-45-G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CAT1641LI-45-G is usually 5 days.
3.What payment methods are accepted for CAT1641LI-45-G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CAT1641LI-45-G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CAT1641LI-45-G?
CAT1641LI-45-G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CAT1641LI-45-G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CAT1641LI-45-G?
For technical support, including CAT1641LI-45-G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CAT1641LI-45-G requirements.
6.How does Aetrix verify that CAT1641LI-45-G is sourced from the original manufacturer or authorized distributors?
All CAT1641LI-45-G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CAT1641LI-45-G meets industry standards.
7.What is the process for return or replacement of CAT1641LI-45-G?
All CAT1641LI-45-G units undergo pre-shipment inspection (PSI). If there is an issue with CAT1641LI-45-G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CAT1641LI-45-G part is unused and in its original packaging.
Return procedure for CAT1641LI-45-G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CAT1641LI-45-G Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

