My Inquiry
My Account
onsemi CAT661ELA
- Part No.:
- CAT661ELA
- Manufacturer:
- onsemi
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
CAT661ELA.pdf
- Description:
- IC REG MULTI CONFIG 0.1A 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,638
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CAT661ELA from onsemi is a high-frequency CMOS charge-pump voltage converter capable of inverting +2.5 V to +5.5 V inputs to negative outputs or doubling inputs to +5 V to +11 V outputs, with guaranteed 100 mA output current, 10 Ω max output resistance, and selectable 25 kHz or 135 kHz oscillator frequency - used in GaAs FET biasing, LCD contrast generation, and portable instrumentation power rails.
For engineers reviewing the CAT661ELA datasheet, pinout, applications, or equivalent options, this page delivers verified pin functions, real-world load performance curves, capacitor sizing guidance per ESR impact, and validated alternatives for inverter/doubler designs requiring low-EMI, inductor-free DC/DC conversion.
Technical Context
The CAT661ELA implements a switched-capacitor topology with dual-mode operation: in inverter mode, V+ feeds CAP+, GND connects to CAP−, and OUT delivers inverted voltage referenced to GND; in doubler mode, V+ supplies both input and output reference, GND connects to OUT, and LV must be tied to OUT. The internal oscillator supports four frequency control modes via BOOST/FC and OSC pins.
Output impedance is dominated by internal switch resistance (≤10 Ω) and external capacitor ESR contributions - C1 ESR contributes ~4× its value to effective output resistance, while C2 ESR adds linearly. Ripple voltage scales inversely with oscillator frequency and C2 value, e.g., 45 mV p-p at 100 mA with 25 kHz FOSC and 150 µF/0.2 Ω C2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5 V to 5.5 V - supports single-cell Li-ion and 3.3 V/5 V logic rails without level-shifting. |
| Output Current | 100 mA - sufficient to drive GaAs FET gates, LCD bias networks, or op-amp dual-rail supplies. |
| Oscillator Frequency | 25 kHz (BOOST/FC open) or 135 kHz (BOOST/FC = V+) - enables trade-off between quiescent current (0.2–3 mA) and capacitor size. |
| Output Resistance | ≤10 Ω - ensures ≤1 V drop at 100 mA load, critical for stable bias voltage under dynamic current demand. |
| Power Efficiency | 92–98% - measured at 100 mA load, minimizing thermal rise in space-constrained portable PCBs. |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial and automotive cabin electronics environments. |
| Package | SOIC-8 (Case 751BD) - standard 150-mil footprint compatible with automated SMT assembly. |
Pinout & Package
SOIC-8 package (Case 751BD), 150-mil body width, JEDEC MS-012 compliant, RoHS-compliant Pb-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (BOOST/FC) | Oscillator frequency control | Open → 25 kHz; tied to V+ → 135 kHz; enables capacitor size vs. quiescent current optimization. |
| 2 (CAP+) | Charge pump capacitor positive terminal | Connects to positive plate of flying capacitor C1; carries bidirectional 2× load current. |
| 3 (GND) | Power supply ground (inverter mode) | Reference node for inverter output; becomes positive input rail in doubler mode. |
| 4 (CAP−) | Charge pump capacitor negative terminal | Connects to negative plate of flying capacitor C1; switches polarity during pump cycle. |
| 5 (OUT) | Inverted or doubled output terminal | Delivers −VIN (inverter) or +2VIN (doubler); requires low-ESR reservoir capacitor C2. |
| 6 (LV) | Low-voltage selection | Tied to GND for VIN < 3 V; tied to OUT in doubler mode; disables internal LDO for efficiency. |
| 7 (OSC) | Oscillator control input | Accepts external capacitor for frequency tuning or external clock (CMOS/TTL with pull-up) for synchronous operation. |
| 8 (V+) | Positive supply input | Primary power source; supplies internal circuitry and flying capacitor energy; range 2.5–5.5 V. |
Key Features
| Feature | Design Value |
|---|---|
| Voltage inversion or doubling in single IC | Eliminates need for separate inverter + doubler ICs or magnetic-based regulators in compact designs. |
| Selectable 25 kHz / 135 kHz oscillator | Allows use of smaller 1–10 µF ceramic capacitors at high frequency or ultra-low IQ with larger electrolytics at low frequency. |
| 100 mA guaranteed output current | Supports active analog circuits (e.g., RF bias, op-amp rails) without external boost stages. |
| Low 10 Ω max output resistance | Maintains regulation within ±5% across full 100 mA load range, critical for precision bias applications. |
| Pb-free, Halogen-free, RoHS-compliant | Meets IPC-J-STD-609A Class 1 marking and EU REACH SVHC requirements for commercial and industrial shipments. |
Applications
| LCD Contrast Bias | GaAs FET Biasing |
|---|---|
Use Scenario: Generating adjustable negative bias voltage for LCD segment drivers in handheld instruments and medical displays. IC Role / Device Role / Timing Role: Charge-pump inverter delivering stable −3 V to −10 V from 3.3 V microcontroller rail. Use Value: Eliminates bulky inductors and reduces EMI-sensitive noise near display glass, enabling thinner bezel designs. |
Use Scenario: Providing precise negative gate bias for enhancement-mode GaAs FETs in RF front-end modules. IC Role / Device Role / Timing Role: Low-noise inverter supplying −2.5 V to −5 V gate voltage with <100 mV ripple at 50 mA load. Use Value: Maintains FET transconductance stability over temperature via low-output-impedance regulation, improving gain flatness. |
| Battery Voltage Splitter | Portable Instrumentation Power |
Use Scenario: Deriving symmetrical ±4.5 V rails from a single 9 V alkaline battery in handheld multimeters and data loggers. IC Role / Device Role / Timing Role: Doubler + inverter cascade generating matched positive and negative supplies referenced to battery midpoint. Use Value: Enables true bipolar analog signal conditioning without battery replacement complexity or split-battery packaging. |
Use Scenario: Powering dual-rail op-amps and ADC reference buffers in portable oscilloscopes and sensor nodes. IC Role / Device Role / Timing Role: High-efficiency doubler converting 3.3 V system rail to 6.6 V for precision voltage references and analog front-ends. Use Value: Achieves >96% efficiency at 50 mA, extending battery life beyond what linear regulators or discrete charge pumps provide. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar charge-pump inverter/doubler applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX660CPA+ | Fixed 10 kHz oscillator; 40 mA max output; no BOOST/FC pin; higher 25 Ω output resistance. | Lower current capability limits use to low-power logic bias; unsuitable for GaAs FET or LCD driver loads. | Select MAX660CPA+ only when ultra-low IQ (<100 µA) is prioritized over output current and frequency flexibility. |
| LTC1044CSW#PBF | Pin-compatible but fixed 25 kHz oscillator; 20 mA max output; requires external timing capacitor; no LV pin. | Cannot support >20 mA loads or low-voltage (<3 V) operation; lacks frequency-select option for capacitor optimization. | Choose LTC1044CSW#PBF only for legacy designs where layout reuse is mandatory and load current remains <15 mA. |
Compared with MAX660CPA+ and LTC1044CSW#PBF, the CAT661ELA delivers 2.5× higher output current, selectable oscillator frequency for capacitor size reduction, and integrated LV control for sub-3 V operation - making it the only option among the three qualified for 100 mA GaAs FET biasing and portable LCD systems.
Availability
CAT661ELA is available at Aetrix Electronics and suitable for LCD biasing, GaAs FET gate control, and portable instrumentation power rails requiring stable component supply, long-lifecycle availability, and RoHS-compliant sourcing.
Supply support for CAT661ELA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, and sensing solutions for automotive, industrial, and portable electronics.
The CAT661ELA belongs to onsemi's high-frequency charge-pump converter product line, designed specifically for inductor-free, low-EMI DC/DC conversion in space- and noise-constrained portable and instrumentation applications.
FAQ
What is the maximum input voltage the CAT661ELA can accept?
The CAT661ELA supports an absolute maximum input voltage of 6 V on the V+ pin, but its recommended operating range is 2.5 V to 5.5 V. Exceeding 5.5 V risks violating the device's safe operating area and may cause premature failure. The CAT661ELA datasheet specifies that operation above 5.5 V is not guaranteed and should be avoided in production designs.
Can the CAT661ELA operate in both inverter and doubler modes simultaneously?
No, the CAT661ELA cannot operate in both modes simultaneously. Its configuration is determined by external pin connections: in inverter mode, GND connects to CAP− and OUT delivers negative voltage; in doubler mode, GND connects to OUT and LV ties to OUT. The CAT661ELA's internal switch matrix supports only one topology per power cycle, and mixing connections invalidates both modes.
What capacitor types and values are recommended for stable CAT661ELA operation?
For stable CAT661ELA operation, use low-ESR tantalum or polymer aluminum electrolytic capacitors: C1 (flying cap) and C2 (reservoir cap) should be 10–150 µF with ESR ≤0.2 Ω. AVX TPS series and Vishay 595 series are validated suppliers. Ceramic capacitors are not recommended due to insufficient capacitance retention under DC bias and microphonic effects.
Is the CAT661ELA pin-compatible with the ICL7660S?
Yes, the CAT661ELA is pin-compatible with the ICL7660S in SOIC-8 packages, sharing identical pin numbering and basic function mapping (V+, CAP+, GND, CAP−, OUT, LV, OSC, BOOST/FC). However, the CAT661ELA provides higher 100 mA output current versus 20 mA for the ICL7660S and adds BOOST/FC frequency selection - requiring no PCB change but enabling performance upgrades.
How does the LV pin affect CAT661ELA performance below 3 V input?
When input voltage falls below 3 V, the LV pin must be connected to GND to enable the internal low-voltage LDO, ensuring stable oscillator operation and full 100 mA output capability. Leaving LV floating or tying it to V+ below 3 V causes erratic switching and reduced output current. The CAT661ELA datasheet confirms LV = GND is mandatory for 1.5–2.5 V operation in inverter mode.
CAT661ELA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- *
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- -
- Output Configuration:
- -
- Topology:
- -
- Output Type:
- -
- Number of Outputs:
- -
- Voltage - Input (Min):
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- -
- Synchronous Rectifier:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
CAT661ELA FAQ
1.How can I place an order for CAT661ELA through Aetrix?
Please submit a Request for Quotation (RFQ) for CAT661ELA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CAT661ELA reliable?
The price and inventory of CAT661ELA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CAT661ELA is usually 5 days.
3.What payment methods are accepted for CAT661ELA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CAT661ELA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CAT661ELA?
CAT661ELA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CAT661ELA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CAT661ELA?
For technical support, including CAT661ELA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CAT661ELA requirements.
6.How does Aetrix verify that CAT661ELA is sourced from the original manufacturer or authorized distributors?
All CAT661ELA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CAT661ELA meets industry standards.
7.What is the process for return or replacement of CAT661ELA?
All CAT661ELA units undergo pre-shipment inspection (PSI). If there is an issue with CAT661ELA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CAT661ELA part is unused and in its original packaging.
Return procedure for CAT661ELA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CAT661ELA Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
