My Inquiry
My Account
onsemi CAT661EVA-GT3
- Part No.:
- CAT661EVA-GT3
- Manufacturer:
- onsemi
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CAT661EVA-GT3.pdf
- Description:
- IC REG CHARGE PUMP 100MA 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,270
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CAT661EVA-GT3 from onsemi is a high-frequency CMOS charge-pump voltage converter capable of inverting +2.5 V to +5.5 V inputs to negative outputs or doubling inputs to 5 V–11 V positive outputs. It delivers guaranteed 100 mA output current, features selectable 25 kHz or 135 kHz internal oscillator frequency via BOOST/FC pin, and operates with only two external capacitors in an 8-pin SOIC package. It serves as a low-EMI, inductor-free replacement for switching regulators in portable instrumentation and GaAs FET biasing.
For engineers reviewing the CAT661EVA-GT3 datasheet, pinout, applications, or equivalent options, key selection considerations include its dual-mode operation (inverter/doubler), 10 Ω max output resistance, ±2 µA OSC input current, −40 °C to +85 °C operating range, and pin compatibility with legacy 7660/1044 designs requiring 100 mA loads.
Technical Context
The CAT661EVA-GT3 implements a switched-capacitor topology with integrated MOSFET switches controlled by a programmable oscillator. Its BOOST/FC pin selects between 25 kHz (low IQ) and 135 kHz (low impedance) operation, while the OSC pin supports external capacitor tuning or clock injection - with pump frequency always half the OSC frequency.
In inverter mode, V+ supplies input, CAP+ and CAP− interface with flying and reservoir capacitors, OUT delivers negative voltage referenced to GND, and LV must be tied to GND for VIN < 3 V. In doubler mode, GND becomes the positive input reference, OUT becomes ground, and LV must be connected to OUT across all input voltages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 100 mA guaranteed - supports rail-to-rail load driving without thermal shutdown under typical conditions. |
| Oscillator Frequency | 25 kHz (BOOST/FC open) or 135 kHz (BOOST/FC = V+) - enables trade-off between quiescent current (0.2–1 mA) and capacitor size. |
| Output Resistance | ≤10 Ω - ensures ≤1 V drop at 100 mA load, critical for stable biasing in precision analog circuits. |
| Input Voltage Range | 2.5 V to 5.5 V - compatible with single-cell Li-ion, 3.3 V logic rails, and dual-cell alkaline systems. |
| Power Efficiency | 92–98% - measured at 100 mA (inverter) and 1 kΩ load (doubler); minimizes heat rise in space-constrained PCBs. |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial and portable consumer environments without derating. |
| Package | 8-pin SOIC (Case 751BD) - standard footprint with 1.27 mm pitch; RoHS-compliant, Pb-free, halogen-free. |
Pinout & Package
Package: 8-pin SOIC (Case 751BD), 150-mil width, JEDEC MS-012 compliant, RoHS-compliant lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (BOOST/FC) | Oscillator frequency control | Connect to V+ for 135 kHz (low ESR caps); leave open for 25 kHz (low IQ); no effect when OSC driven externally. |
| 2 (CAP+) | Flying capacitor positive terminal | Interface point for charge-transfer capacitor C1; carries ~2× load current; low-ESR (<0.5 Ω) required. |
| 3 (GND) | Ground reference / Input rail (doubler mode) | System ground in inverter mode; positive input supply node in doubler configuration. |
| 4 (CAP−) | Flying capacitor negative terminal | Completes charge-transfer path for C1; polarity reverses between inverter/doubler modes. |
| 5 (OUT) | Output node | Delivers inverted negative voltage (inverter) or serves as ground return (doubler); rated for 100 mA continuous. |
| 6 (LV) | Low-voltage mode select | Must tie to GND if VIN < 3 V (inverter); must tie to OUT for all VIN in doubler mode. |
| 7 (OSC) | Oscillator control input | Accepts external capacitor (frequency reduction) or CMOS-level clock (pump freq = 0.5 × OSC freq). |
| 8 (V+) | Positive power input / Output (doubler mode) | Main supply input (2.5–5.5 V) in inverter mode; positive output (5–11 V) in doubler mode. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-mode conversion | Single IC supports both inverter (V+ → −V+) and doubler (V+ → 2V+) topologies - reduces BOM count and layout variants. |
| Selectable oscillator frequency | 25 kHz / 135 kHz via BOOST/FC pin - enables optimization of capacitor size (1–100 µF) vs. quiescent current (0.2–3 mA). |
| Low output resistance | ≤10 Ω - maintains regulation under 100 mA load, enabling direct drive of GaAs FET gates and LCD contrast networks. |
| External clock synchronization | OSC pin accepts CMOS-level clock - allows system-level timing alignment and EMI spreading in noise-sensitive applications. |
| PIN-compatible upgrade path | Direct replacement for ICL7660/ICL1044 with 100 mA capability - no PCB change required for legacy designs scaling load current. |
Applications
| LCD Contrast Bias | GaAs FET Biasing |
|---|---|
|
Use Scenario: Generating adjustable negative bias voltage for LCD segment drivers in handheld meters and medical displays. IC Role / Device Role / Timing Role: Voltage inverter converting 3.3 V logic rail to −3 V to −5 V bias, with LV pin grounded for stable low-VIN operation. Use Value: Eliminates need for discrete inductor-based DC/DC, reducing board area by >40% and EMI emissions per CISPR-22 Class B limits. |
Use Scenario: Providing precise negative gate bias for enhancement-mode GaAs FETs in RF front-end modules. IC Role / Device Role / Timing Role: Low-noise inverter delivering −5 V at 50 mA with <100 mV ripple, using 100 µF/0.2 Ω tantalum reservoir cap. Use Value: Achieves <0.5% gate voltage drift over temperature due to 10 Ω output resistance and 96% efficiency at full load. |
| Battery Voltage Splitter | Portable Instrumentation Power |
|
Use Scenario: Deriving symmetrical ±4.5 V rails from a single 9 V alkaline battery in handheld oscilloscopes and DMMs. IC Role / Device Role / Timing Role: Configured as precision voltage divider with cascaded C1/C2 network; LV tied to OUT for exact rail splitting. Use Value: Maintains ±0.002% mid-rail accuracy under <100 nA load, enabling 16-bit ADC reference stability without trimming. |
Use Scenario: Supplying clean ±5 V rails for op-amp signal conditioning stages in battery-powered data loggers. IC Role / Device Role / Timing Role: Dual CAT661EVA-GT3 units paralleled to halve output resistance and support 200 mA total analog load. Use Value: Reduces output impedance to 5 Ω, limiting voltage droop to <0.5 V at peak transient load - preserves amplifier PSRR > 80 dB. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar charge-pump voltage converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX660CPA+ | Fixed 10 kHz oscillator; 40 mA max output; no BOOST/FC or OSC pin; requires larger capacitors (≥10 µF) | Lower cost for <40 mA, fixed-frequency designs; unsuitable for 100 mA or EMI-sensitive layouts | Choose MAX660CPA+ only if load ≤40 mA and board space permits larger 10–47 µF capacitors. |
| LTC1044CS8#PBF | 10 kHz oscillator; 20 mA output; no frequency select; identical 8-pin SOIC pinout but lower current rating | Drop-in replacement for legacy 7660 designs with light loads; cannot sustain 100 mA without thermal foldback | Select LTC1044CS8#PBF only for retrofitting existing 7660 footprints where load remains ≤20 mA. |
Compared with MAX660CPA+ and LTC1044CS8#PBF, the CAT661EVA-GT3 provides 2.5× higher output current, 13.5× higher maximum oscillator frequency, and active frequency control - making it the sole option among the three for 100 mA, low-EMI, or dynamically tunable charge-pump applications.
Availability
CAT661EVA-GT3 is available at Aetrix Electronics and suitable for portable instrumentation, GaAs FET biasing, LCD contrast generation, and battery-powered voltage splitting requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for CAT661EVA-GT3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, and cloud infrastructure markets.
The CAT661EVA-GT3 belongs to onsemi's high-efficiency charge-pump converter product line, designed specifically for inductor-free, low-EMI DC/DC conversion in space- and noise-constrained portable electronics.
FAQ
What are the valid input voltage ranges for CAT661EVA-GT3 in inverter and doubler modes?
In inverter mode, CAT661EVA-GT3 accepts 1.5 V to 5.5 V when LV = GND, and 3.0 V to 5.5 V when LV = open. In doubler mode, the valid input range is strictly 2.5 V to 5.5 V with LV tied to OUT. Operation outside these ranges risks undervoltage lockout or degraded efficiency - verified per Table 3 in the official CAT661/D datasheet.
Can CAT661EVA-GT3 be used to generate a precise mid-rail voltage from a single supply?
Yes - CAT661EVA-GT3 supports precision voltage division when configured as a battery splitter (Figure 27). With C1 = C2 = 150 µF and IL ≤ 100 nA, the voltage at CAP+ is within ±0.002% of V+/2. This capability is explicitly characterized in the datasheet and requires LV connected to OUT and no load on the CAP+ node.
Is CAT661EVA-GT3 pin-compatible with the ICL7660 or MAX660?
CAT661EVA-GT3 is pin-compatible with the ICL7660 and ICL1044 in 8-pin SOIC packages, enabling direct PCB replacement. It is not pin-compatible with the MAX660, which uses a different pinout (e.g., MAX660 pin 1 = GND, CAT661EVA-GT3 pin 1 = BOOST/FC). The datasheet confirms "pin-compatible to 7660/1044" but makes no such claim for MAX660 beyond functional similarity.
What is the maximum allowable ESR for external capacitors used with CAT661EVA-GT3?
The CAT661EVA-GT3 datasheet specifies maximum ESR values of 0.2 Ω for both C1 (flying capacitor) and C2 (reservoir capacitor) to maintain ≥92% efficiency and ≤1 V output droop at 100 mA. Exceeding 0.5 Ω on C1 increases effective output resistance by up to 2 Ω, directly degrading regulation - as quantified in the "Controlling Loss" section (page 10).
Does CAT661EVA-GT3 support external clock synchronization, and what are the drive requirements?
Yes - the OSC pin of CAT661EVA-GT3 accepts external CMOS-level clocks (0–V+ swing) with typical input current ±2 µA to ±10 µA depending on BOOST/FC state. For TTL logic, a 100 kΩ pull-up resistor is required (Figure 23). The internal pump frequency equals half the applied OSC frequency, enabling EMI reduction via spread-spectrum clocking.
CAT661EVA-GT3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Ratiometric
- Output Configuration:
- Positive or Negative
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- 100mA
- Frequency - Switching:
- 25kHz, 135kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
CAT661EVA-GT3 FAQ
1.How can I place an order for CAT661EVA-GT3 through Aetrix?
Please submit a Request for Quotation (RFQ) for CAT661EVA-GT3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CAT661EVA-GT3 reliable?
The price and inventory of CAT661EVA-GT3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CAT661EVA-GT3 is usually 5 days.
3.What payment methods are accepted for CAT661EVA-GT3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CAT661EVA-GT3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CAT661EVA-GT3?
CAT661EVA-GT3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CAT661EVA-GT3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CAT661EVA-GT3?
For technical support, including CAT661EVA-GT3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CAT661EVA-GT3 requirements.
6.How does Aetrix verify that CAT661EVA-GT3 is sourced from the original manufacturer or authorized distributors?
All CAT661EVA-GT3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CAT661EVA-GT3 meets industry standards.
7.What is the process for return or replacement of CAT661EVA-GT3?
All CAT661EVA-GT3 units undergo pre-shipment inspection (PSI). If there is an issue with CAT661EVA-GT3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CAT661EVA-GT3 part is unused and in its original packaging.
Return procedure for CAT661EVA-GT3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CAT661EVA-GT3 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
