Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

NXP Semiconductors CBT3126DS,112

Name: CBT3126DS,112
Brand: NXP Semiconductors
SKU: CBT3126DS,112
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CBT3126DS,112

Manufacturer:: NXP Semiconductors

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-SSOP (0.154", 3.90mm Width)

Datasheet:: CBT3126DS,112.pdf

Description:: IC BUS SWITCH 1 X 1:1 16SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CBT3126DS,112 from NXP Semiconductors is a quad FET bus switch with independent line control, operating from −40 °C to +85 °C, featuring 5 Ω ON resistance at 4.5 V, TTL-compatible inputs, and sub-0.25 ns propagation delay. It enables bidirectional signal routing in high-speed digital buses such as PCI, ISA, and memory address/data lines.

For engineers reviewing the CBT3126DS,112 datasheet, CBT3126DS,112 pinout, CBT3126DS,112 application, or CBT3126DS,112 equivalent, key selection criteria include guaranteed 5 Ω R_ON at 4.5 V, 4.5–5.5 V supply compliance, SSOP16 package compatibility, and JEDEC JESD78 Class II latch-up immunity.

Technical Context

The CBT3126DS,112 implements four independent single-pole single-throw (SPST) analog switches using low-threshold FETs, each controlled by a dedicated OE input. Switching is bidirectional with no polarity dependence between A and B terminals.

Each channel operates with minimal voltage drop (≤0.2 V at 30 mA), supports 128 mA continuous switch current, and maintains <3.4 pF off-state capacitance - critical for preserving signal integrity in 50 MHz+ digital bus applications.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	4.5 V to 5.5 V - ensures compatibility with standard 5 V TTL/CMOS logic rails without level-shifting.
ON Resistance	5 Ω max at VCC = 4.5 V, II = 64 mA - guarantees ≤0.32 V voltage drop across switch under full load, minimizing signal attenuation.
Propagation Delay	0.25 ns max - enables use in >1 GHz edge-rate digital systems without timing skew.
Enable/Disable Time	4.5 ns max enable, 5.4 ns max disable - supports fast bus arbitration and dynamic power gating.
Off-State Capacitance	3.4 pF max - reduces capacitive loading on high-impedance bus nodes, preserving rise/fall times.
Latch-Up Immunity	Exceeds 500 mA per JESD78 Class II Level A - prevents destructive latch-up during transient overvoltage events.
ESD Protection	HBM >2000 V, MM >200 V, CDM >1000 V - eliminates need for external ESD protection in board-level designs.

Pinout & Package

CBT3126DS,112 is housed in a plastic shrink small outline package (SSOP16) with 16 leads, 3.9 mm body width, and 0.635 mm lead pitch (SOT519-1). The package is RoHS-compliant and rated for −40 °C to +85 °C operation.

Pin/Terminal	Circuit Role	Design Meaning
1, 9	n.c.	No-connect pins - must remain unconnected to avoid parasitic coupling or unintended biasing.
2	VCC	Positive supply rail - decoupling capacitor (0.1 µF ceramic) required within 5 mm for stable switching performance.
3, 6, 11, 14	1OE–4OE	Independent output enable inputs - LOW disables corresponding A↔B path; TTL-compatible thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V).
4, 7, 10, 13	1A–4A	First port of each switch - bidirectional I/O capable of passing DC to >100 MHz signals with minimal distortion.
5, 8, 12, 15	1B–4B	Second port of each switch - electrically identical to A-side; no directionality or internal biasing.
16	GND	Signal and power ground reference - must be connected to system ground plane with low-inductance path.

Key Features

Feature	Design Value
Standard '126-type pinout	Enables drop-in replacement for legacy 74LVC1G126 and similar bus switches without PCB redesign.
5 Ω switch resistance	Ensures <0.32 V drop at 64 mA, maintaining logic HIGH margin in 5 V systems with series termination.
TTL-compatible inputs	Accepts standard 0–5 V logic levels directly - eliminates need for level translators in mixed-voltage systems.
Minimal propagation delay	0.25 ns max delay preserves setup/hold timing budgets in high-speed parallel interfaces like PCI-X.
Latch-up protection	500 mA immunity per JESD78 Class II A allows safe operation in noisy industrial environments with ground bounce.

Applications

PCI Bus Isolation	Memory Address Multiplexing
Use Scenario: Isolating add-in cards from motherboard PCI bus segments to prevent signal reflections and contention during hot-plug events. IC Role / Device Role / Timing Role: Bidirectional, low-R_ON switch enabling/disabling data/address lines under host controller OE command. Use Value: 5 Ω R_ON and 3.4 pF C_OFF maintain PCI spec-compliant rise time (<10 ns) and impedance matching (50 Ω ±10%).	Use Scenario: Sharing a single address bus among multiple memory banks (e.g., SRAM, Flash, EEPROM) in microcontroller-based embedded systems. IC Role / Device Role / Timing Role: Quad-channel bus gate controlling physical connection of address lines to selected memory device. Use Value: Independent OE control per channel allows interleaved bank access with zero bus turnaround delay.
ISA Bus Expansion	Digital Logic Level Translation
Use Scenario: Adding legacy ISA peripherals to modern industrial controllers while maintaining signal integrity over long backplane traces. IC Role / Device Role / Timing Role: Low-capacitance bus switch isolating ISA data/address lines during DMA cycles or reset sequences. Use Value: Sub-0.25 ns t_pd and 128 mA current rating support ISA's 8 MHz clock with full 16-bit data throughput.	Use Scenario: Interfacing 3.3 V FPGA I/O banks to 5 V legacy peripherals without external level shifters. IC Role / Device Role / Timing Role: Passive bidirectional voltage translator leveraging FET threshold behavior and TTL input compatibility. Use Value: 5 Ω R_ON and 0.2 V pass voltage drop allow reliable 3.3 V→5 V and 5 V→3.3 V translation at ≤10 MHz.

PCI Bus Isolation

Memory Address Multiplexing

Use Scenario: Isolating add-in cards from motherboard PCI bus segments to prevent signal reflections and contention during hot-plug events.

IC Role / Device Role / Timing Role: Bidirectional, low-R_ON switch enabling/disabling data/address lines under host controller OE command.

Use Value: 5 Ω R_ON and 3.4 pF C_OFF maintain PCI spec-compliant rise time (<10 ns) and impedance matching (50 Ω ±10%).

Use Scenario: Sharing a single address bus among multiple memory banks (e.g., SRAM, Flash, EEPROM) in microcontroller-based embedded systems.

IC Role / Device Role / Timing Role: Quad-channel bus gate controlling physical connection of address lines to selected memory device.

Use Value: Independent OE control per channel allows interleaved bank access with zero bus turnaround delay.

ISA Bus Expansion

Digital Logic Level Translation

Use Scenario: Adding legacy ISA peripherals to modern industrial controllers while maintaining signal integrity over long backplane traces.

IC Role / Device Role / Timing Role: Low-capacitance bus switch isolating ISA data/address lines during DMA cycles or reset sequences.

Use Value: Sub-0.25 ns t_pd and 128 mA current rating support ISA's 8 MHz clock with full 16-bit data throughput.

Use Scenario: Interfacing 3.3 V FPGA I/O banks to 5 V legacy peripherals without external level shifters.

IC Role / Device Role / Timing Role: Passive bidirectional voltage translator leveraging FET threshold behavior and TTL input compatibility.

Use Value: 5 Ω R_ON and 0.2 V pass voltage drop allow reliable 3.3 V→5 V and 5 V→3.3 V translation at ≤10 MHz.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad FET bus switch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74CBT3126PWR	Same 16-pin TSSOP package, 5 Ω R_ON, but specified only to +70 °C ambient; lower ESD (HBM 1500 V).	Not suitable for extended temperature industrial deployments requiring −40 °C to +85 °C operation.	Select CBT3126DS,112 when full industrial temperature range and higher ESD robustness are mandatory.
74LVC1G126GW,125	Single-channel, 5-pin SC-70 package; 4 Ω R_ON but requires four units for quad functionality; no n.c. pins.	Increases PCB area and assembly cost; lacks integrated quad layout and pinout compatibility.	Choose CBT3126DS,112 for space-constrained designs needing consolidated quad switching with standard '126 footprint.

Compared with SN74CBT3126PWR and 74LVC1G126GW,125, the CBT3126DS,112 delivers verified −40 °C to +85 °C operation, superior HBM ESD rating (>2000 V), and native SSOP16 pinout alignment - making it optimal for industrial bus isolation where thermal reliability and layout efficiency are critical.

Availability

CBT3126DS,112 is available at Aetrix Electronics and suitable for PCI bus isolation, memory address multiplexing, ISA expansion, and digital logic level translation requiring stable component supply across industrial temperature ranges.

Supply support for CBT3126DS,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.

The CBT3126DS,112 belongs to NXP's legacy logic and interface portfolio, designed specifically for high-speed, low-distortion digital bus switching in industrial and computing infrastructure.

FAQ

What is the maximum continuous current rating per switch in the CBT3126DS,112?

The CBT3126DS,112 supports up to 128 mA continuous current through each individual switch path (A↔B), as specified in Table 4 "Limiting values" of the NXP datasheet. This rating applies across the full −40 °C to +85 °C operating temperature range and ensures reliable conduction without thermal derating below 70 °C.

Does the CBT3126DS,112 require external pull-up or pull-down resistors on its OE inputs?

No, the CBT3126DS,112 does not require external pull-up or pull-down resistors on its OE inputs. Its TTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) allow direct connection to standard logic outputs. However, all unused OE inputs must be held at either VCC or GND - floating inputs may cause undefined switch states and increased ICC.

Can the CBT3126DS,112 be used with 3.3 V logic systems?

Yes, the CBT3126DS,112 can interface with 3.3 V logic systems when powered at 5 V: its TTL-compatible inputs accept VIH ≥ 2.0 V, and its 5 Ω R_ON ensures minimal voltage drop. However, the device itself requires a 4.5–5.5 V supply; it is not rated for 3.3 V VCC operation.

What is the significance of the "n.c." pins (1 and 9) on the CBT3126DS,112 SSOP16 package?

The "n.c." (no-connect) pins 1 and 9 on the CBT3126DS,112 must remain unconnected - they serve no internal function and are included for mechanical symmetry and package compatibility. Routing traces or applying solder to these pins may introduce parasitic capacitance or leakage paths that degrade high-frequency performance or increase ESD susceptibility.

How does the CBT3126DS,112 handle bidirectional signal flow between A and B ports?

CBT3126DS,112 implements true bidirectional analog switching: there is no designated input or output side. Signal flow from A to B or B to A is electrically identical, with matched R_ON, capacitance, and timing characteristics - confirmed by symmetric parameter tables (e.g., R_ON tested at both VI = 0 V and VI = 2.4 V) and functional diagrams showing non-polarized FET paths.

CBT3126DS,112 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74CBT

Package/Case:: 16-SSOP (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Type:: Bus Switch

Circuit:: 1 x 1:1

Independent Circuits:: 4

Current - Output High, Low:: -

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SSOP

CBT3126DS,112 FAQ

1.How can I place an order for CBT3126DS,112 through Aetrix?

Please submit a Request for Quotation (RFQ) for CBT3126DS,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CBT3126DS,112 reliable?

The price and inventory of CBT3126DS,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CBT3126DS,112 is usually 5 days.

3.What payment methods are accepted for CBT3126DS,112?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CBT3126DS,112 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CBT3126DS,112?

CBT3126DS,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CBT3126DS,112 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CBT3126DS,112?

For technical support, including CBT3126DS,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CBT3126DS,112 requirements.

6.How does Aetrix verify that CBT3126DS,112 is sourced from the original manufacturer or authorized distributors?

All CBT3126DS,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CBT3126DS,112 meets industry standards.

7.What is the process for return or replacement of CBT3126DS,112?

All CBT3126DS,112 units undergo pre-shipment inspection (PSI). If there is an issue with CBT3126DS,112, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CBT3126DS,112 part is unused and in its original packaging.

Return procedure for CBT3126DS,112:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…