NXP Semiconductors CBT3126DS,118
- Part No.:
- CBT3126DS,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
CBT3126DS,118.pdf
- Description:
- IC BUS SWITCH 1 X 1:1 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,446
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CBT3126DS,118 from NXP Semiconductors is a quad FET bus switch with independent line control, designed for high-speed bidirectional signal routing in 5 V TTL-compatible digital systems. It features four independent switches (1A↔1B, 2A↔2B, 3A↔3B, 4A↔4B), 5 Ω typical ON resistance at 4.5 V, sub-0.25 ns propagation delay, and operates across −40 °C to +85 °C. It is used in address/data bus isolation, hot-swap I/O buffering, and logic-level translation.
For engineers reviewing the CBT3126DS,118 datasheet, CBT3126DS,118 pinout, CBT3126DS,118 application, or CBT3126DS,118 equivalent, key selection criteria include guaranteed 5 Ω RON at 4.5 V, <4.5 ns enable time, SSOP16 package compatibility, and compliance with JEDEC JESD78 latch-up and JESD22 ESD standards.
Technical Context
The CBT3126DS,118 implements four independent single-pole single-throw (SPST) analog switches using low-threshold N-channel FETs, each controlled by a dedicated OE input. Switching is bidirectional with no inherent directionality - signal flow is determined solely by external circuit topology.
Each channel exhibits minimal voltage drop (<0.2 V at 30 mA), negligible propagation delay (≤0.25 ns), and fast enable/disable timing (ten ≤4.5 ns, tdis ≤5.4 ns). The device requires only a single 4.5–5.5 V supply and draws ≤3 µA quiescent current, with no biasing or termination resistors needed.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - compatible with standard 5 V TTL/CMOS logic rails without level-shifting. |
| ON Resistance (RON) | 5 Ω max at VCC = 4.5 V, ISW = 64 mA - ensures <0.32 V drop at full rated current, preserving signal integrity. |
| Propagation Delay (tpd) | ≤0.25 ns - enables use in >1 GHz digital buses without timing skew penalties. |
| Enable Time (ten) | 1.6–4.5 ns - supports rapid bus arbitration and dynamic reconfiguration in real-time systems. |
| ESD Protection | HBM >2000 V, MM >200 V, CDM >1000 V - meets industrial-grade robustness requirements without external protection. |
| Latch-up Immunity | Exceeds 500 mA per JESD78 Class II Level A - prevents destructive latch-up under transient overvoltage conditions. |
| Operating Temperature | −40 °C to +85 °C - qualified for extended industrial ambient environments without derating. |
Pinout & Package
CBT3126DS,118 is housed in a plastic shrink small outline package (SSOP16) with 16 leads, 3.9 mm body width, and 0.635 mm lead pitch (SOT519-1). Pin 1 is marked by a notch or dot; pin 1 index is located at top-left corner when viewed top-down with marking side up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | n.c. | No internal connection - must be left unconnected or tied to GND/VCC for mechanical stability only. |
| 2 | VCC | Positive supply rail - decoupling capacitor (0.1 µF ceramic) required within 5 mm of this pin. |
| 3 | 1OE | Channel 1 output enable - LOW disables 1A↔1B path; TTL-compatible (VIL ≤0.8 V, VIH ≥2.0 V). |
| 4 | 4OE | Channel 4 output enable - independent control allows selective bus segmentation without affecting other channels. |
| 5 | 1A | Channel 1 terminal A - bidirectional I/O; electrically identical to 1B; no internal pull-up/down. |
| 6 | 4A | Channel 4 terminal A - supports simultaneous switching of multiple data lines with matched timing. |
| 7 | 1B | Channel 1 terminal B - connects to 1A when 1OE = HIGH; maintains signal continuity up to 100 MHz. |
| 8 | 4B | Channel 4 terminal B - isolated from other channels; crosstalk < −50 dB at 10 MHz. |
| 9 | n.c. | No internal connection - same as pin 1; avoid routing traces or vias to this pad. |
| 10 | 2OE | Channel 2 output enable - enables precise timing control for staggered bus activation sequences. |
| 11 | 3OE | Channel 3 output enable - allows three-state emulation in legacy bus architectures. |
| 12 | 2A | Channel 2 terminal A - shares same RON and timing specs as 1A/3A/4A. |
| 13 | 3A | Channel 3 terminal A - supports parallel data paths with matched electrical characteristics. |
| 14 | 2B | Channel 2 terminal B - maintains <1 ps skew relative to 1B/3B/4B under matched load conditions. |
| 15 | 3B | Channel 3 terminal B - optimized for low capacitive loading (Cio(off) = 3.4 pF). |
| 16 | GND | Ground reference - must connect to system ground plane with low-inductance path; separate from power ground if noise-sensitive. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent FET switches | Enables selective isolation of four signal pairs without shared control or timing constraints. |
| 5 Ω typical ON resistance | Minimizes insertion loss and voltage droop in 50 Ω–10 kΩ impedance environments. |
| TTL-compatible inputs | Direct interface with legacy 74LS/74ALS logic without level translators or pull resistors. |
| Sub-0.25 ns propagation delay | Preserves edge fidelity in high-speed parallel buses (e.g., PCI-X, memory address strobes). |
| JEDEC-compliant ESD/latch-up | Eliminates need for external protection components in industrial control and test equipment. |
| SSOP16 footprint | Provides higher pin density than SO14 while maintaining hand-solderability and automated assembly compatibility. |
Applications
| PCI Bus Isolation | Hot-Swap I/O Buffering |
|---|---|
Use Scenario: Isolating add-in card signals from motherboard during live insertion/removal in PCI-based industrial controllers. IC Role / Device Role / Timing Role: Bidirectional signal gate between peripheral and host; enabled only after power/ground stabilization and configuration handshake. Use Value: Prevents bus contention and data corruption during hot-swap events while maintaining <1 ns timing margin on 33 MHz PCI clock. |
Use Scenario: Protecting backplane I/O lines in modular PLC racks where modules are inserted/removed under power. IC Role / Device Role / Timing Role: Signal isolator placed between connector and FPGA/CPU; controlled by supervisor IC via dedicated OE lines. Use Value: Enables zero-current insertion by disabling all channels before physical mating, eliminating contact arcing and glitch propagation. |
| Memory Address Multiplexing | Logic-Level Translation Interface |
Use Scenario: Sharing a single SRAM address bus among multiple microcontrollers in a distributed embedded system. IC Role / Device Role / Timing Role: Bidirectional bus switch enabling time-division multiplexing of address lines; one controller active at a time. Use Value: Reduces PCB layer count by eliminating duplicate address traces; maintains setup/hold timing due to <0.25 ns tpd. |
Use Scenario: Interfacing 3.3 V FPGA I/O banks to legacy 5 V peripheral devices without level-shifter ICs. IC Role / Device Role / Timing Role: Passive voltage-tolerant switch - 5 V signals pass through safely when VCC = 5 V, with no level conversion required. Use Value: Achieves 5 V ↔ 3.3 V interoperability using only series resistors on FPGA side; avoids timing jitter introduced by active translators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3126PWR | Same 5 Ω RON, 0.25 ns tpd, but TSSOP16 package (SOT402-2); slightly higher Cio(off) (4.0 pF vs 3.4 pF). | Compatible for board space-constrained designs; requires layout revision due to different land pattern and thermal pad. | Select when prioritizing thermal performance over pinout compatibility with existing SSOP16 footprints. |
| 74LVC1G3157GW,125 | Single-channel SPDT switch; 6 Ω RON; 3.3 V only (1.65–5.5 V); 3.5 ns tpd; SOT363-6 package. | Requires four units to match CBT3126DS,118 functionality; not drop-in replaceable due to channel count and timing differences. | Choose for low-voltage (1.8 V/2.5 V) systems where quad integration is unnecessary and board area is secondary to supply flexibility. |
Compared with SN74CBT3126PWR and 74LVC1G3157GW,125, the CBT3126DS,118 offers native SSOP16 compatibility, lowest propagation delay, and highest latch-up immunity - making it optimal for timing-critical industrial bus isolation where footprint reuse and robustness are primary concerns.
Availability
CBT3126DS,118 is available at Aetrix Electronics and suitable for PCI bus isolation, hot-swap I/O buffering, and memory address multiplexing requiring stable component supply, long-term industrial lifecycle support, and consistent SSOP16 packaging.
Supply support for CBT3126DS,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The CBT3126DS,118 belongs to NXP's legacy logic bus switch family, engineered specifically for high-speed, low-distortion signal routing in 5 V digital systems where timing integrity and robustness outweigh programmability or voltage flexibility.
FAQ
What is the maximum continuous current rating per switch in the CBT3126DS,118?
The CBT3126DS,118 supports a maximum continuous switch current (ISW) of 128 mA per channel, as specified in Table 4 of the datasheet under limiting values. This rating applies across the full operating temperature range (−40 °C to +85 °C) and assumes proper PCB thermal design. Exceeding this current may cause thermal runaway or permanent damage to the internal FET structure.
Does the CBT3126DS,118 require external pull-up or pull-down resistors on its OE inputs?
No, the CBT3126DS,118 does not require external pull-up or pull-down resistors on its OE inputs. Its TTL-compatible input thresholds (VIL ≤ 0.8 V, VIH ≥ 2.0 V) allow direct connection to standard logic outputs. However, all unused OE inputs must be held at either VCC or GND - floating inputs are prohibited and may cause unpredictable switching behavior or increased ICC.
Can the CBT3126DS,118 operate with a 3.3 V supply voltage?
No, the CBT3126DS,118 is not rated for 3.3 V operation. Its recommended operating supply voltage is strictly 4.5 V to 5.5 V (Table 5), and absolute maximum VCC is +7.0 V. At 3.3 V, RON increases significantly (>20 Ω), tpd degrades beyond specification, and input thresholds become unreliable. For 3.3 V systems, consider NXP's 74LVC-series alternatives instead of the CBT3126DS,118.
What is the significance of the "n.c." pins (1 and 9) on the CBT3126DS,118 SSOP16 package?
Pins 1 and 9 of the CBT3126DS,118 are designated "n.c." (no connection) and have no internal bond wire or silicon connection. They exist solely for mechanical symmetry and package manufacturability. These pins must remain unconnected - routing traces to them or tying them to any potential introduces parasitic capacitance and risks mechanical stress-induced solder joint failure. Their presence does not indicate future functionality or test points.
How does the CBT3126DS,118 handle bidirectional signal flow between A and B terminals?
Each channel of the CBT3126DS,118 functions as a symmetric, bidirectional analog switch - there is no intrinsic directionality. Signal flow from A to B or B to A is electrically identical, with matched RON, capacitance, and timing. The device imposes no voltage polarity restrictions: signals can swing from GND to VCC (or slightly beyond, within absolute max ratings), and DC coupling is preserved across the switch when enabled.
CBT3126DS,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74CBT
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Bus Switch
- Circuit:
- 1 x 1:1
- Independent Circuits:
- 4
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
CBT3126DS,118 FAQ
1.How can I place an order for CBT3126DS,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for CBT3126DS,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CBT3126DS,118 reliable?
The price and inventory of CBT3126DS,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CBT3126DS,118 is usually 5 days.
3.What payment methods are accepted for CBT3126DS,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CBT3126DS,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CBT3126DS,118?
CBT3126DS,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CBT3126DS,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CBT3126DS,118?
For technical support, including CBT3126DS,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CBT3126DS,118 requirements.
6.How does Aetrix verify that CBT3126DS,118 is sourced from the original manufacturer or authorized distributors?
All CBT3126DS,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CBT3126DS,118 meets industry standards.
7.What is the process for return or replacement of CBT3126DS,118?
All CBT3126DS,118 units undergo pre-shipment inspection (PSI). If there is an issue with CBT3126DS,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CBT3126DS,118 part is unused and in its original packaging.
Return procedure for CBT3126DS,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CBT3126DS,118 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
