NXP Semiconductors CBTD3384DK,118
- Part No.:
- CBTD3384DK,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 24-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
CBTD3384DK,118.pdf
- Description:
- IC BUS SWITCH 5 X 1:1 24SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,364
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CBTD3384DK,118 from Nexperia is a 10-bit dual-bus level-shifting switch with independent 5-bit output enables, designed for bidirectional 5 V ↔ 3.3 V voltage translation in high-speed digital buses. It features 5 Ω typical ON resistance, IOFF partial power-down support, and operates across -40 °C to +85 °C. Used in mixed-voltage memory and peripheral interconnects where signal integrity and low propagation delay (<0.25 ns) are critical.
For engineers reviewing the CBTD3384DK,118 datasheet, CBTD3384DK,118 pinout, CBTD3384DK,118 application, or CBTD3384DK,118 equivalent, key selection criteria include verified 5 V-to-3.3 V level shifting capability, TSSOP24 package compatibility, IOFF-enabled system power management, and sub-7 ns enable/disable timing under 5 V supply.
Technical Context
The CBTD3384DK,118 implements two independent 5-channel bus switches, each controlled by an active-low output enable (1OE, 2OE). When enabled, it provides low-resistance bidirectional conduction between A-port and B-port pins; when disabled, both ports enter high-impedance state with Cio(off) ≤ 6.0 pF.
Its IOFF circuitry ensures leakage current remains below ±1 μA during partial power-down, and its TTL-compatible inputs accept VIH ≥ 2.0 V and VIL ≤ 0.8 V at 5 V supply-enabling direct interfacing with legacy 5 V logic while driving 3.3 V loads without external biasing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage (VCC) | 4.5 V to 5.5 V - Ensures stable operation within standard 5 V rail tolerances. |
| ON Resistance (RON) | 5 Ω (typ) at 4.5 V/64 mA - Minimizes voltage drop and signal distortion in high-current data paths. |
| Propagation Delay (tpd) | <0.25 ns - Enables use in >1 GHz clock domains without timing budget impact. |
| Enable Time (ten) | 1.2 ns to 7.0 ns - Supports fast dynamic bus arbitration and hot-swap control. |
| IOFF Leakage | <±1 μA at 5.5 V - Prevents back-powering of powered-down subsystems during partial shutdown. |
| ESD Robustness | HBM >2000 V, CDM >1000 V - Satisfies industrial handling and board-level ESD requirements. |
| Operating Temperature | -40 °C to +85 °C - Qualified for extended industrial ambient conditions. |
Pinout & Package
TSSOP24 package (SOT355-1), 4.4 mm body width, 0.65 mm lead pitch, 1.1 mm max height - compatible with standard surface-mount reflow profiles and automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13 (1OE, 2OE) | Active-low output enable | Individually disables 5-channel switch group; HIGH = high-Z isolation. |
| 2, 5–6, 9–10, 15–16, 19–20, 23 (1B1–1B5, 2B1–2B5) | B-port I/O terminals | Connect to 3.3 V domain signals; bidirectional conduction when enabled. |
| 3–4, 7–8, 11, 14, 17–18, 21–22 (1A1–1A5, 2A1–2A5) | A-port I/O terminals | Connect to 5 V domain signals; no level translation required on A side. |
| 12 (GND) | Ground reference | Common return for all internal logic and switch paths; must be low-impedance. |
| 24 (VCC) | Positive supply | Powers internal control logic and defines switch threshold; decoupling required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| 5 V ↔ 3.3 V bidirectional level shifting | Eliminates need for external resistive dividers or dedicated translators in mixed-voltage buses. |
| IOFF partial power-down support | Prevents current flow between live and unpowered sections during system sleep or hot-plug events. |
| 5 Ω typical ON resistance | Maintains signal rise/fall times and reduces insertion loss in high-speed parallel interfaces. |
| TTL-compatible input thresholds | Directly accepts 5 V logic outputs without interface buffers, reducing component count. |
| Latch-up immunity >100 mA | Ensures robust operation in noisy industrial environments with transient coupling. |
Applications
| Memory Interconnect | Peripheral Bridge |
|---|---|
Use Scenario: Connecting 5 V SRAM or Flash memory to a 3.3 V microcontroller bus. IC Role / Device Role / Timing Role: Bidirectional level translator enabling address/data/control signal transfer between voltage domains. Use Value: Preserves setup/hold timing margins with sub-0.25 ns propagation delay and eliminates external level-shifter ICs. | Use Scenario: Isolating and translating USB or UART control lines between 5 V host and 3.3 V sensor module. IC Role / Device Role / Timing Role: Low-latency, low-capacitance bus switch enabling hot-plug-safe communication handshaking. Use Value: IOFF prevents back-powering of unpowered peripherals; 6 pF off-state capacitance minimizes signal crosstalk. |
| Industrial PLC Backplane | FPGA I/O Expansion |
Use Scenario: Routing configuration data between 5 V FPGA configuration PROM and 3.3 V FPGA I/O banks. IC Role / Device Role / Timing Role: Enable-controlled signal path for JTAG or SPI programming lines during power sequencing. Use Value: Independent 1OE/2OE allows staggered activation of bus segments, simplifying power-up coordination. | Use Scenario: Expanding FPGA GPIO count via 5 V peripheral expansion headers while maintaining 3.3 V core compatibility. IC Role / Device Role / Timing Role: High-bandwidth, low-skew switch for parallel GPIO data lanes. Use Value: 5 Ω RON ensures minimal skew across 10-bit wide data paths; TSSOP24 footprint supports dense routing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74CBT3384CPWR | Same 10-bit dual-switch architecture, but TI version uses different IOFF implementation and has higher max VCC (6.5 V). | Valid for 5 V-only systems; lacks explicit 3.3 V domain optimization in datasheet characterization. | Select if existing TI design ecosystem requires pin-compatible sourcing and 6.5 V tolerance is needed. |
| 74LVC4245APW,118 | Directional (not bidirectional) 8-bit translator with auto-direction sensing; higher propagation delay (3.5 ns typ). | Requires direction control or bus arbitration logic; unsuitable for true bidirectional shared-bus protocols. | Choose only when strict unidirectional data flow exists and direction detection simplifies system logic. |
Compared with SN74CBT3384CPWR and 74LVC4245APW,118, the CBTD3384DK,118 uniquely delivers verified 5 V ↔ 3.3 V bidirectional translation with sub-nanosecond timing and IOFF compliance-making it optimal for mixed-voltage memory and peripheral interconnects where signal integrity and power sequencing safety are jointly critical.
Availability
CBTD3384DK,118 is available at Aetrix Electronics and suitable for industrial PLC backplanes, FPGA I/O expansion modules, and memory interconnect designs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for CBTD3384DK,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and MOSFET solutions for industrial, automotive, and computing markets.
The CBTD3384DK,118 belongs to Nexperia's CBT family of high-speed bus switches, engineered specifically for low-latency, low-power bidirectional level translation in mixed-voltage digital systems.
FAQ
What is the maximum supply voltage rating for CBTD3384DK,118?
The absolute maximum supply voltage (VCC) for CBTD3384DK,118 is +7.0 V, but the recommended operating range is strictly 4.5 V to 5.5 V. Exceeding 5.5 V may compromise timing performance and reliability, and operation above 7.0 V causes permanent damage per IEC 60134 limiting values. Always maintain VCC within 4.5 V–5.5 V for full specification compliance in CBTD3384DK,118 designs.
Does CBTD3384DK,118 support true bidirectional signal flow without direction control?
Yes, CBTD3384DK,118 supports fully bidirectional signal flow on all 10 channels without external direction control. Its passive FET switch architecture allows data to pass equally well from A-port to B-port or B-port to A-port when enabled. This eliminates the need for direction pins or control logic-unlike directional translators-and makes CBTD3384DK,118 ideal for shared-bus applications such as memory data/address lines.
How does the IOFF feature function in CBTD3384DK,118 during partial power-down?
In CBTD3384DK,118, the IOFF circuitry actively isolates both A-port and B-port terminals when VCC = 0 V or is significantly reduced, limiting leakage current to <±1 μA regardless of signal voltages present on either port. This prevents back-powering of unpowered subsystems and satisfies IEC 61000-4-2 system-level ESD immunity requirements. The feature is inherent to the silicon design and requires no external components to operate in CBTD3384DK,118.
Can CBTD3384DK,118 be used for 3.3 V to 5 V level shifting as well as 5 V to 3.3 V?
Yes, CBTD3384DK,118 performs bidirectional level shifting: it translates 5 V signals down to 3.3 V logic levels and 3.3 V signals up to 5 V logic levels simultaneously on the same channel. The device achieves this through its passive switch topology and TTL-compatible input thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V), making CBTD3384DK,118 suitable for mixed-voltage buses where either side may drive.
What is the thermal performance of CBTD3384DK,118 in continuous operation?
CBTD3384DK,118 is characterized for continuous operation from -40 °C to +85 °C ambient temperature, with no derating required within this range. Its static supply current remains ≤1.5 mA at 5.5 V, and power dissipation stays below 15 mW under typical switching conditions-enabling use in thermally constrained industrial enclosures without forced cooling. Thermal resistance (θJA) for the TSSOP24 package is 120 K/W, consistent with industry-standard JEDEC mounting conditions.
CBTD3384DK,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74CBTD
- Package/Case:
- 24-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Bus Switch
- Circuit:
- 5 x 1:1
- Independent Circuits:
- 2
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SSOP
CBTD3384DK,118 FAQ
1.How can I place an order for CBTD3384DK,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for CBTD3384DK,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CBTD3384DK,118 reliable?
The price and inventory of CBTD3384DK,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CBTD3384DK,118 is usually 5 days.
3.What payment methods are accepted for CBTD3384DK,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CBTD3384DK,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CBTD3384DK,118?
CBTD3384DK,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CBTD3384DK,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CBTD3384DK,118?
For technical support, including CBTD3384DK,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CBTD3384DK,118 requirements.
6.How does Aetrix verify that CBTD3384DK,118 is sourced from the original manufacturer or authorized distributors?
All CBTD3384DK,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CBTD3384DK,118 meets industry standards.
7.What is the process for return or replacement of CBTD3384DK,118?
All CBTD3384DK,118 units undergo pre-shipment inspection (PSI). If there is an issue with CBTD3384DK,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CBTD3384DK,118 part is unused and in its original packaging.
Return procedure for CBTD3384DK,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CBTD3384DK,118 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
