onsemi CD4001BCMX
- Part No.:
- CD4001BCMX
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD4001BCMX.pdf
- Description:
- IC GATE NOR 4CH 2-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,616
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4001BCMX from Fairchild Semiconductor is a quad 2-input NOR gate IC in the CMOS B-series logic family, featuring buffered outputs, symmetrical source/sink drive capability, and operation across 3–15 V supply. It delivers 0.64 mA low-level output current at 5 V, supports −55°C to +125°C industrial temperature range, and is used in digital control logic, power-on reset circuits, and discrete combinational logic blocks.
For engineers reviewing the CD4001BCMX datasheet, pinout, applications, or equivalent options, key selection criteria include its 5–15 V parametric rating, 1 µA max input leakage at 15 V, 120 ns typical propagation delay (VDD = 5 V), and compatibility with legacy 74L/74LS TTL fan-out requirements.
Technical Context
The CD4001BCMX implements four independent 2-input NOR gates using monolithic CMOS technology with matched N- and P-channel enhancement-mode transistors. Each gate features fully buffered output stages that provide high-voltage gain and improved noise margin over unbuffered variants.
It operates across a wide VDD range (3–15 V DC) with symmetrical VOH/VOL performance: at 5 V, VOH ≥ 4.95 V and VOL ≤ 0.05 V under load; input thresholds scale linearly with supply voltage (VIH ≈ 0.7×VDD, VIL ≈ 0.3×VDD), enabling robust interfacing across mixed-voltage systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 3 V to 15 V DC - supports single-supply operation across battery, industrial, and legacy logic rails without level-shifting. |
| Propagation Delay (tPHL/tPLH) | 120 ns typ / 250 ns max at 5 V - defines maximum clock rate for synchronous logic built with discrete gates. |
| Output Drive (IOL/IOH) | ±0.64 mA at 5 V - sufficient to drive one 74LS input or two 74L inputs directly, enabling TTL-compatible interconnection. |
| Input Leakage (IIN) | ≤1 µA at 15 V over −55°C to +125°C - ensures reliable static logic state retention in high-impedance or battery-backed circuits. |
| Input Capacitance (CIN) | 5 pF typ - minimizes capacitive loading on driving stages and preserves signal edge integrity in high-speed routing. |
| Operating Temperature | −55°C to +125°C - qualified for automotive under-hood, industrial motor control, and aerospace environmental stress screening. |
Pinout & Package
CD4001BCMX is supplied in a 14-lead Small Outline Integrated Circuit (SOIC) package per JEDEC MS-012, 0.150" narrow body, with standard DIP-compatible pin spacing and gull-wing leads for surface-mount assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 5, 6, 8, 9, 12, 13 | Input (NOR gate A–D) | Two inputs per gate (e.g., pins 1&2 → gate 1 output on pin 3); CMOS-protected with diodes to VDD/VSS. |
| 3, 4, 10, 11 | Output (NOR gate A–D) | Buffered CMOS outputs capable of sourcing/sinking equal current; rail-to-rail swing within 50 mV of VDD/VSS. |
| 7 | VSS | Ground reference for all internal logic and I/O; must be low-impedance connection to minimize ground bounce. |
| 14 | VDD | Positive supply input; decoupling capacitor (0.1 µF ceramic) required within 5 mm for stable AC operation. |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | 3–15 V operation enables direct use in 3.3 V, 5 V, and 12 V systems without regulators or level shifters. |
| Buffered Output Stage | High-gain internal amplification improves noise immunity and sharpens transition edges versus unbuffered CD4001BE. |
| Low Input Leakage | ≤1 µA at 15 V and +125°C allows reliable use in high-impedance timing networks and battery-powered latches. |
| TTL Fan-Out Compatibility | Fan-out of 2 into 74L or 1 into 74LS simplifies migration from bipolar logic without redesigning drive strength. |
Applications
| Industrial Control Logic | Power-On Reset Generation |
|---|---|
Use Scenario: Discrete logic implementation of safety interlocks and sequence validation in PLC I/O modules. IC Role / Device Role / Timing Role: NOR gate used as active-low enable combiner for relay driver enable signals. Use Value: Rail-to-rail output swing and −55°C to +125°C rating ensure deterministic behavior across factory ambient extremes. | Use Scenario: Generating synchronized system reset pulse upon power stabilization in embedded microcontroller systems. IC Role / Device Role / Timing Role: NOR-based RC-delayed latch circuit producing clean, debounced reset assertion. Use Value: Low input leakage preserves RC time constant accuracy over temperature and lifetime, avoiding premature timeout. |
| Discrete Combinational Logic | Legacy System Repair |
Use Scenario: Replacing failed TTL gates in vintage test equipment where board space prohibits FPGA retrofit. IC Role / Device Role / Timing Role: Standalone 2-input NOR implementing glue logic between legacy parallel buses. Use Value: Pin-compatible replacement for 74C02 with lower power and higher noise margin than original bipolar parts. | Use Scenario: Field repair of military-grade avionics subsystems requiring long-lifecycle component availability. IC Role / Device Role / Timing Role: Drop-in functional replacement for obsolete CD4001BE in maintenance spares kits. Use Value: Identical SOIC-14 footprint and electrical specs allow zero-modification board reuse under DO-254 traceability requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4001BEE4 | Same logic function and DC specs, but in PDIP package (N14A); no tape-and-reel option. | Preferred for through-hole prototyping or legacy wave-solder assembly; lacks SOIC thermal performance. | Select CD4001BEE4 only when manual soldering or socket-based testing is required. |
| MC14001BDG | Pinout-identical SOIC-14 NOR quad; identical VDD range and temp rating, but higher 2.5 µA max input leakage at 15 V. | Suitable for cost-sensitive industrial designs where leakage tolerance >1 µA is acceptable. | Choose MC14001BDG if supply chain diversification is prioritized and leakage margin permits. |
Compared with CD4001BCMX, CD4001BEE4 offers identical functionality in through-hole form but lacks tape-and-reel support, while MC14001BDG provides second-source availability at the cost of reduced input leakage performance-critical in high-impedance timing circuits.
Availability
CD4001BCMX is available at Aetrix Electronics and suitable for industrial control logic, power-on reset generation, and legacy system repair requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD4001BCMX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Fairchild Semiconductor was a U.S.-based analog and power IC manufacturer acquired by ON Semiconductor in 2016; known for high-reliability logic, MOSFETs, and power management solutions.
The CD4001BCMX belongs to Fairchild's B-series CMOS logic product line, designed for robust, wide-supply-voltage digital interfacing in harsh environments including automotive, industrial, and aerospace applications.
FAQ
What logic function does the CD4001BCMX implement?
The CD4001BCMX implements four independent 2-input NOR gates. Each gate outputs HIGH only when both inputs are LOW; otherwise, the output is LOW. This function is defined by the Boolean expression Y = NOT(A OR B). The CD4001BCMX uses buffered CMOS outputs to improve noise immunity and switching characteristics compared to unbuffered variants like CD4001BE.
Is CD4001BCMX compatible with 3.3 V logic systems?
Yes, CD4001BCMX operates down to 3 V VDD, making it compatible with 3.3 V logic systems. At 3.3 V, VIH is approximately 2.3 V and VIL is ~1.0 V, providing adequate noise margin. However, output drive strength decreases proportionally-verify sink/source capability against the load (e.g., 74LVC inputs) and consider adding series termination if driving long traces.
What is the maximum operating temperature for CD4001BCMX?
The CD4001BCMX is rated for operation from −55°C to +125°C. This full military-grade temperature range is confirmed in the Absolute Maximum Ratings and DC Electrical Characteristics tables of the official Fairchild datasheet DS005939. It supports deployment in engine control units, industrial motor drives, and outdoor telecom infrastructure without derating.
Does CD4001BCMX require external pull-up or pull-down resistors on unused inputs?
Yes, all unused inputs on CD4001BCMX must be terminated-either tied to VDD or VSS-to prevent floating nodes that cause increased supply current, erratic switching, or localized heating. CMOS inputs have high impedance; leaving them open risks noise-induced oscillation and violates the "all inputs protected" design assumption stated in the datasheet schematic notes.
What package type is used for CD4001BCMX?
CD4001BCMX uses a 14-lead Small Outline Integrated Circuit (SOIC) package per JEDEC MS-012, designated as package number M14A. It has a 0.150" body width, gull-wing leads, and 1.27 mm lead pitch-identical to industry-standard SOIC-14 footprints used for 74-series logic and microcontrollers.
CD4001BCMX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 4000B
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NOR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 3V ~ 15V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 3.4mA, 3.4mA
- Input Logic Level - Low:
- 1.5V ~ 4V
- Input Logic Level - High:
- 3.5V ~ 11V
- Max Propagation Delay @ V, Max CL:
- 70ns @ 15V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
CD4001BCMX FAQ
1.How can I place an order for CD4001BCMX through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4001BCMX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4001BCMX reliable?
The price and inventory of CD4001BCMX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4001BCMX is usually 5 days.
3.What payment methods are accepted for CD4001BCMX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4001BCMX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4001BCMX?
CD4001BCMX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4001BCMX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4001BCMX?
For technical support, including CD4001BCMX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4001BCMX requirements.
6.How does Aetrix verify that CD4001BCMX is sourced from the original manufacturer or authorized distributors?
All CD4001BCMX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4001BCMX meets industry standards.
7.What is the process for return or replacement of CD4001BCMX?
All CD4001BCMX units undergo pre-shipment inspection (PSI). If there is an issue with CD4001BCMX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4001BCMX part is unused and in its original packaging.
Return procedure for CD4001BCMX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4001BCMX Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

