onsemi CD40106BCM
- Part No.:
- CD40106BCM
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD40106BCM.pdf
- Description:
- IC INVERT SCHMITT 6CH 1IN 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,741
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD40106BCM from Fairchild Semiconductor is a hex Schmitt trigger IC built with CMOS technology, providing six independent hysteresis-input inverters. It operates from 3V to 15V supply, delivers guaranteed hysteresis ≥0.2×VDD, supports −55°C to +125°C industrial temperature range, and is used in noise-immune signal conditioning and low-power oscillator circuits.
For engineers reviewing the CD40106BCM datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage flexibility (3–15 V), input hysteresis (≥0.2×VDD), output drive capability (±0.36 mA at 5 V), temperature rating (−55°C to +125°C), and SOIC-14 package compatibility with legacy 4000-series logic designs.
Technical Context
The CD40106BCM implements six identical Schmitt-trigger inverter stages using complementary MOS transistors, each with independently biased positive- and negative-going thresholds (VT+ and VT−). Thresholds track supply voltage linearly-e.g., VT− ≈ 0.7×VDD and VT+ ≈ 0.9×VDD at +25°C-and exhibit low temperature drift (0.0005 V/°C at VDD = 10 V).
Hysteresis is inherent and process-guaranteed (≥0.2×VDD), enabling reliable noise rejection in slow or noisy input signals. Input protection diodes clamp to VDD and VSS, supporting ESD robustness without external components, and quiescent current remains below 120 µA across full supply and temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 15 V DC - supports battery-powered, industrial, and mixed-voltage system interfacing |
| Operating Temperature | −55°C to +125°C - qualified for extended industrial and automotive under-hood environments |
| Hysteresis (min) | 0.2 × VDD - ensures ≥1.0 V hysteresis at 5 V, rejecting >1 V of input noise without oscillation |
| Output Drive (IOL / IOH) | ±0.36 mA at VDD = 5 V - sufficient to drive 74LS TTL inputs or RC timing networks directly |
| Propagation Delay (typ) | 400 ns at 5 V - enables stable oscillator frequencies up to ~1 MHz in ring configurations |
| Input Capacitance | 7.5 pF max - minimizes loading on high-impedance sensor or crystal nodes |
| Quiescent Current | 120 µA max at VDD = 15 V - enables multi-decade battery life in always-on wake-up circuits |
Pinout & Package
CD40106BCM is housed in a 14-lead Small Outline Integrated Circuit (SOIC) package per JEDEC MS-012, 0.150" narrow body width, with standard 1.27 mm pitch and gull-wing leads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 9, 11, 13 | Inverting Schmitt Input | Each accepts noisy or slow-rising signals; triggers at VT− on falling edge and VT+ on rising edge |
| 2, 4, 6, 8, 10, 12 | Inverting Schmitt Output | Provides rail-to-rail CMOS-compatible output swing with hysteresis-enabled clean transitions |
| 7 | VSS | Ground reference for all internal circuitry and input clamps |
| 14 | VDD | Positive supply rail; powers all six gates and defines threshold scaling |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | 3–15 V operation eliminates need for level-shifting when interfacing with 5 V microcontrollers or 12 V sensors |
| Guaranteed Hysteresis | ≥0.2×VDD ensures consistent noise margin across voltage and temperature-no design derating required |
| Input Protection | Integrated diode clamps to VDD/VSS allow direct connection to unconditioned switches, encoders, or analog comparators |
| Low Power Consumption | Quiescent current ≤120 µA at 15 V enables use in energy-harvesting and battery-backed systems |
| TTL Compatibility | Fan-out of 2 driving 74L or 1 driving 74LS simplifies integration into mixed-logic legacy systems |
Applications
| Industrial Sensor Interface | Low-Power Oscillator |
|---|---|
Use Scenario: Converting slow-moving mechanical switch bounce or noisy thermistor voltage into clean digital edges for microcontroller GPIO. IC Role / Device Role / Timing Role: Signal conditioner and debouncer via Schmitt-trigger inversion. Use Value: Eliminates need for external RC filters or firmware debouncing; hysteresis ≥1.0 V at 5 V rejects typical EMI-induced glitches. | Use Scenario: Generating clock or timing waveforms using resistor-capacitor feedback across one or more CD40106BCM gates. IC Role / Device Role / Timing Role: Relaxation oscillator core with self-biasing inverter stage. Use Value: Stable frequency over temperature due to matched VT+/VT− drift; no external crystal or precision capacitor needed. |
| Power-On Reset Generator | Level Translator with Hysteresis |
Use Scenario: Creating a clean, glitch-free reset pulse during power ramp-up in embedded controllers. IC Role / Device Role / Timing Role: Delayed inverter with RC time constant feeding Schmitt input. Use Value: Guaranteed hysteresis prevents metastability during VDD rise; works reliably from 3 V to 15 V supply rails. | Use Scenario: Interfacing 3.3 V logic outputs to 5 V or 12 V digital inputs where noise immunity is critical. IC Role / Device Role / Timing Role: Voltage-level shifting with built-in noise rejection. Use Value: Input thresholds scale with VDD, so 3.3 V input cleanly triggers at ~2.3 V (0.7×3.3 V) when VDD = 3.3 V, avoiding false toggling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schmitt-trigger inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD40106BCN | PDIP-14 package; higher power dissipation (700 mW vs. 500 mW); same electrical specs | Breadboarding, prototyping, through-hole assembly | Select CD40106BCN for hand-soldered evaluation; CD40106BCM for surface-mount production |
| MC14584BDR2G | Onsemi part; identical pinout and function; slightly tighter hysteresis tolerance (0.33×VDD typ.) and lower IIN (±10 nA) | Same functional replacement; preferred for new designs requiring RoHS-compliant, actively supported sourcing | Choose MC14584BDR2G for long-term availability and modern compliance; CD40106BCM retains legacy design continuity |
Compared with CD40106BCN and MC14584BDR2G, the CD40106BCM offers SOIC-14 packaging optimized for automated assembly, while maintaining full electrical equivalence to the CD40106BC family and delivering proven reliability in harsh-temperature industrial control systems.
Availability
CD40106BCM is available at Aetrix Electronics and suitable for industrial sensor interfaces, low-power oscillators, power-on reset generators, and level-translating signal conditioning requiring stable component supply across extended temperature ranges.
Supply support for CD40106BCM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Fairchild Semiconductor was a U.S.-based semiconductor company specializing in power management, analog, and interface ICs before its acquisition by ON Semiconductor in 2016.
The CD40106BCM belongs to Fairchild's legacy 4000-series CMOS logic family, designed for robust, low-power digital signal conditioning in industrial, automotive, and instrumentation applications.
FAQ
What is the maximum operating supply voltage for CD40106BCM?
The CD40106BCM supports a recommended operating supply voltage from 3 V to 15 V DC. Its absolute maximum rating is 18 V, but sustained operation above 15 V is not specified in the datasheet and may compromise reliability or parametric guarantees. For stable long-term performance, CD40106BCM should be operated within the 3–15 V range, with hysteresis and propagation delay values validated across that span.
Does CD40106BCM have built-in input protection?
Yes, CD40106BCM includes integrated diode clamps on all inputs connected to VDD and VSS, protecting against electrostatic discharge and transient overvoltage events. This allows direct connection to mechanical switches, potentiometers, or unbuffered sensor outputs without external protection components-confirmed in the General Description and Absolute Maximum Ratings sections of the Fairchild DS005985 datasheet for CD40106BCM.
Is CD40106BCM pin-compatible with CD40106BCN?
Yes, CD40106BCM and CD40106BCN share identical pin functions and numbering, differing only in package type: SOIC-14 versus PDIP-14. All 14 pins-including six Schmitt inverter inputs (pins 1,3,5,9,11,13), outputs (2,4,6,8,10,12), VDD (14), and VSS (7)-are electrically and functionally interchangeable. Layout changes are required only for footprint adaptation.
What is the typical hysteresis voltage of CD40106BCM at 5 V supply?
At VDD = 5 V, the CD40106BCM exhibits typical hysteresis (VT+ − VT−) of 2.2 V, with a guaranteed minimum of 1.0 V. Measured values from the DC Electrical Characteristics table show VT− = 1.4 V and VT+ = 3.6 V at +25°C, yielding 2.2 V typical hysteresis-providing strong noise immunity for signals with up to ±1.1 V of superimposed interference without false triggering.
Can CD40106BCM drive a 74LS logic input directly?
Yes, CD40106BCM can directly drive one 74LS input per gate, as stated in the Features section: "Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS." At VDD = 5 V, its output sink/source capability (±0.36 mA) meets 74LS input current requirements (IIL = −0.4 mA, IIH = 20 µA), making CD40106BCM suitable for mixed-logic interfacing without buffer stages.
CD40106BCM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 4000B
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 6
- Number of Inputs:
- 1
- Features:
- Schmitt Trigger
- Voltage - Supply:
- 3V ~ 15V
- Current - Quiescent (Max):
- 4 µA
- Current - Output High, Low:
- 3.4mA, 3.4mA
- Input Logic Level - Low:
- 0.7V ~ 2.1V
- Input Logic Level - High:
- 4.3V ~ 12.9V
- Max Propagation Delay @ V, Max CL:
- 160ns @ 15V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
CD40106BCM FAQ
1.How can I place an order for CD40106BCM through Aetrix?
Please submit a Request for Quotation (RFQ) for CD40106BCM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD40106BCM reliable?
The price and inventory of CD40106BCM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD40106BCM is usually 5 days.
3.What payment methods are accepted for CD40106BCM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD40106BCM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD40106BCM?
CD40106BCM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD40106BCM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD40106BCM?
For technical support, including CD40106BCM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD40106BCM requirements.
6.How does Aetrix verify that CD40106BCM is sourced from the original manufacturer or authorized distributors?
All CD40106BCM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD40106BCM meets industry standards.
7.What is the process for return or replacement of CD40106BCM?
All CD40106BCM units undergo pre-shipment inspection (PSI). If there is an issue with CD40106BCM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD40106BCM part is unused and in its original packaging.
Return procedure for CD40106BCM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD40106BCM Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

