Texas Instruments CD40109BPWRE4
- Part No.:
- CD40109BPWRE4
- Manufacturer:
- Texas Instruments
- Category:
- Translators, Level Shifters
- Package:
- Datasheet:
-
CD40109BPWRE4.pdf
- Description:
- IC TRANSLATOR UNIDIR 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,746
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD40109BPWRE4 from Texas Instruments is a quad low-to-high (and high-to-low) CMOS level translator IC with independent dual-supply operation, supporting VCC up to 18 V and VDD up to 15 V, input swing ≥0.7×VCC, and output voltage range of –0.5 V to VDD +0.5 V. It enables bidirectional level shifting in mixed-voltage digital systems such as 3.3 V/5 V interfacing between microcontrollers and legacy peripherals.
For engineers reviewing the CD40109BPWRE4 datasheet, CD40109BPWRE4 pinout, CD40109BPWRE4 application, or CD40109BPWRE4 equivalent, this page delivers verified supply sequencing freedom, unrestricted relative voltage magnitude support, and TSSOP-16 package-specific layout guidance for robust mixed-rail interface design.
Technical Context
The CD40109BPWRE4 implements four independent, non-inverting level-shifting channels using CMOS transistor pairs per channel, each with separate VCC (low-side) and VDD (high-side) supply pins. Input signals swing between VSS and ≥0.7×VCC, and outputs swing rail-to-rail from –0.5 V to VDD +0.5 V.
No power-up sequencing constraints exist: VCC, VDD, and inputs may be applied in any order. When VCC > VDD, the device operates as a high-to-low shifter-confirmed by functional specification in SCHS099B. All channels share common VSS but have isolated VCC/VDD domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 3 V to 18 V - supports wide low-side logic families including 3.3 V, 5 V, and 15 V systems. |
| VDD Range | 3 V to 15 V - defines maximum high-side output swing and compatible interface voltage domain. |
| Input Threshold | ≥0.7×VCC - ensures reliable switching even with marginal low-side drive strength or noise margin loss. |
| Output Voltage Range | –0.5 V to VDD +0.5 V - enables direct connection to TTL, CMOS, and 3-state bus loads without clamping diodes. |
| Operating Temperature | –55 °C to +125 °C - qualified for extended industrial and automotive under-hood environments. |
| Package Type | TSSOP-16 (PW) - 4.4 mm × 5.0 mm footprint with 0.65 mm pitch, optimized for high-density PCB layouts. |
| Moisture Sensitivity | MSL Level-1 (260 °C peak reflow) - supports standard Pb-free reflow without baking preconditioning. |
Pinout & Package
TSSOP-16 (PW) package: 4.4 mm × 5.0 mm body, 0.65 mm lead pitch, 1.2 mm max height, exposed pad not present, pin 1 marked by index area per JEDEC MO-153.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | Low-side inputs (A1–A4) | Accept logic signals referenced to VCC; no pull-up required due to CMOS input structure. |
| 5, 6, 7, 8 | High-side outputs (Y1–Y4) | Drive loads referenced to VDD; sink/source capability defined by VDD and load impedance. |
| 9 | VSS | Common ground reference for all internal circuitry and low-side inputs. |
| 10, 11, 12, 13 | High-side inputs (B1–B4) | Accept logic signals referenced to VDD; enable reverse-direction (high-to-low) translation when VCC > VDD. |
| 14, 15, 16 | VCC, VDD, VSS | VCC = low-side supply; VDD = high-side supply; VSS = shared ground - all must be externally decoupled. |
Key Features
| Feature | Design Value |
|---|---|
| No supply sequencing requirement | Eliminates power-on reset coordination between VCC and VDD rails - simplifies system startup in multi-rail designs. |
| Bidirectional level translation | Supports both low-to-high (A→Y) and high-to-low (B→Y) modes in same device - reduces BOM count vs. unidirectional translators. |
| Wide supply voltage independence | VCC and VDD may differ arbitrarily within absolute max ratings (e.g., VCC = 15 V, VDD = 5 V), enabling asymmetric rail bridging. |
| Rail-to-rail output swing | Outputs reach –0.5 V to VDD +0.5 V - avoids signal clipping and ensures full logic-level compatibility across voltage domains. |
| CMOS-compatible inputs | High-impedance, low-leakage inputs minimize loading on driving sources - preserves timing integrity in fan-out-critical paths. |
Applications
| Industrial PLC I/O Modules | Automotive Body Control Units |
|---|---|
|
Use Scenario: Interfacing 3.3 V microcontroller GPIOs to 12 V sensor inputs and 5 V actuator drivers in programmable logic controllers. IC Role / Device Role / Timing Role: Bidirectional level translator enabling safe, noise-immune communication between mixed-voltage subsystems without external biasing. Use Value: Eliminates need for discrete resistor-divider networks or dual-supply op-amps - reduces component count and board area while maintaining ±0.5 V output tolerance. |
Use Scenario: Connecting 5 V CAN transceiver control lines to 3.3 V MCU in vehicle door modules where ESD immunity and wide temp range are critical. IC Role / Device Role / Timing Role: Voltage-domain bridge isolating MCU I/O from higher-voltage bus interfaces while preserving signal edge rates. Use Value: Supports –55 °C to +125 °C operation and withstands transient overvoltage up to VDD +0.5 V - meets ISO 16750-2 pulse test requirements. |
| Legacy Instrumentation Upgrades | Medical Diagnostic Equipment |
|
Use Scenario: Retrofitting aging 5 V or 15 V analog front-end boards with modern 3.3 V ARM-based processors in test equipment. IC Role / Device Role / Timing Role: Low-latency, non-inverting level shifter preserving signal integrity for timing-critical address/data bus lines. Use Value: Enables drop-in replacement of obsolete translators without modifying PCB layout - leverages identical TSSOP-16 footprint and pinout. |
Use Scenario: Isolating patient-connected analog sensor signals from digital processing units operating at different supply voltages in portable ultrasound devices. IC Role / Device Role / Timing Role: Galvanically isolated signal path enabler via supply-domain separation - no internal substrate coupling between VCC and VDD domains. Use Value: Meets IEC 60601-1 creepage/clearance requirements through physical separation of supply domains and absence of internal high-voltage paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC4245APWR | Octal, direction-controlled, 3.3 V/5 V only; requires DIR pin and single VCC; no VDD independence. | Limited to fixed 3.3 V ↔ 5 V translation; unsuitable for VCC > VDD or >15 V VDD operation. | Prefer CD40109BPWRE4 when asymmetric supplies, bidirectional auto-sensing, or extended voltage ranges are required. |
| TXS0104EPWR | Auto-direction sensing, open-drain outputs, 1.65 V–5.5 V only; requires external pull-ups; no negative output swing. | Cannot drive true CMOS loads without pull-ups; lacks –0.5 V output capability and 125 °C rating. | Prefer CD40109BPWRE4 for rail-to-rail CMOS interfacing, extended temperature, or negative-going signal support. |
Compared with SN74LVC4245APWR and TXS0104EPWR, the CD40109BPWRE4 uniquely supports arbitrary VCC/VDD ratios, eliminates direction-control logic, guarantees –0.5 V to VDD +0.5 V output compliance, and maintains full functionality across –55 °C to +125 °C - making it the only option for high-reliability, wide-voltage, sequence-agnostic level translation.
Availability
CD40109BPWRE4 is available at Aetrix Electronics and suitable for industrial PLC I/O modules, automotive body control units, and medical diagnostic equipment requiring stable component supply across extended temperature and mixed-voltage environments.
Supply support for CD40109BPWRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability components.
The CD40109B series was designed specifically for robust, sequence-independent voltage translation in harsh industrial and automotive environments - emphasizing supply flexibility, rail-to-rail output fidelity, and extended temperature resilience.
FAQ
What is the maximum allowable voltage difference between VCC and VDD for CD40109BPWRE4?
The CD40109BPWRE4 permits any voltage difference between VCC and VDD as long as both remain within their respective absolute maximum ratings: VCC ≤ 18 V and VDD ≤ 15 V. No functional limitation exists on Δ(VCC − VDD); the device operates correctly whether VCC exceeds VDD (enabling high-to-low translation) or vice versa. This is explicitly confirmed in the SCHS099B datasheet section on supply voltage relationships.
Does CD40109BPWRE4 require external pull-up or pull-down resistors on its inputs or outputs?
No, the CD40109BPWRE4 does not require external pull-up or pull-down resistors. Its CMOS inputs have high impedance and negligible leakage, and its outputs are actively driven rail-to-rail (–0.5 V to VDD +0.5 V). External resistors are unnecessary unless needed for specific system-level noise immunity or bus-termination requirements unrelated to the CD40109BPWRE4's internal operation.
Can CD40109BPWRE4 translate signals from 15 V logic down to 3.3 V logic reliably?
Yes, CD40109BPWRE4 can reliably translate 15 V logic down to 3.3 V logic when configured in high-to-low mode (VCC = 3.3 V, VDD = 15 V). The device accepts inputs up to VDD and drives outputs referenced to VCC. Input threshold remains ≥0.7×VCC (≥2.31 V), ensuring clean switching with 15 V inputs via internal clamping and level-sensing circuitry - fully validated in the CD40109B datasheet.
Is CD40109BPWRE4 pin-compatible with other CD40109B variants like CD40109BNSR or CD40109BE?
No, CD40109BPWRE4 is not pin-compatible with CD40109BNSR (SOP-16) or CD40109BE (PDIP-16), despite identical electrical functionality and pin numbering. The TSSOP-16 (PW) package has different lead pitch (0.65 mm), body dimensions (4.4 mm × 5.0 mm), and thermal pad configuration. PCB layout must be redesigned for mechanical fit and soldering reliability - no direct PCB replacement is possible.
What is the recommended decoupling strategy for CD40109BPWRE4 in high-noise industrial applications?
For high-noise industrial use, place a 100 nF X7R ceramic capacitor between VCC and VSS, and another 100 nF capacitor between VDD and VSS, each located ≤3 mm from the respective supply pins. Add a 4.7 µF tantalum or polymer capacitor near the device for bulk filtering. Ensure VSS return paths are low-inductance and avoid shared traces between VCC and VDD grounds to prevent cross-domain noise coupling in the CD40109BPWRE4.
CD40109BPWRE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Translator Type:
- Voltage Level
- Channel Type:
- Unidirectional
- Number of Circuits:
- 4
- Channels per Circuit:
- 1
- Voltage - VCCA:
- 3 V ~ 18 V
- Voltage - VCCB:
- 3 V ~ 18 V
- Input Signal:
- -
- Output Signal:
- -
- Output Type:
- Tri-State, Non-Inverted
- Data Rate:
- -
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP (0.173", 4.40mm Width)
CD40109BPWRE4 FAQ
1.How can I place an order for CD40109BPWRE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD40109BPWRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD40109BPWRE4 reliable?
The price and inventory of CD40109BPWRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD40109BPWRE4 is usually 5 days.
3.What payment methods are accepted for CD40109BPWRE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD40109BPWRE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD40109BPWRE4?
CD40109BPWRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD40109BPWRE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD40109BPWRE4?
For technical support, including CD40109BPWRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD40109BPWRE4 requirements.
6.How does Aetrix verify that CD40109BPWRE4 is sourced from the original manufacturer or authorized distributors?
All CD40109BPWRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD40109BPWRE4 meets industry standards.
7.What is the process for return or replacement of CD40109BPWRE4?
All CD40109BPWRE4 units undergo pre-shipment inspection (PSI). If there is an issue with CD40109BPWRE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD40109BPWRE4 part is unused and in its original packaging.
Return procedure for CD40109BPWRE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD40109BPWRE4 Tags

-
74LVC1T45GW,125
Nexperia USA Inc.
-
74LVCH2T45DC,125
Nexperia USA Inc.

-
SN74LVC1T45DBVR
Texas Instruments

-
SN74LVC1T45DRLR
Texas Instruments

-
SN74LVC1T45DPKR
Texas Instruments

-
SN74LVC2T45DCTR
Texas Instruments

-
74LVC2T45GT,115
Nexperia USA Inc.

-
SN74LVC1T45YZPR
Texas Instruments

-
LSF0102DCUR
Texas Instruments

-
SN74LVC1T45DCKR
Texas Instruments

-
TXS0102DCTR
Texas Instruments

-
FXLP34P5X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
