Texas Instruments CD4010BE
- Part No.:
- CD4010BE
- Manufacturer:
- Texas Instruments
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
CD4010BE.pdf
- Description:
- IC BUFFER NON-INVERT 18V 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,918
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4010BE from Texas Instruments is a hex inverting buffer IC in the CD4000B CMOS logic family, configured as six independent non-inverting buffers with open-drain outputs, operating across -55°C to +125°C, supporting 3V–18V supply range, and used in level-shifting, bus driving, and wired-OR logic applications.
For engineers reviewing the CD4010BE datasheet, CD4010BE pinout, CD4010BE application, or CD4010BE equivalent, this device serves as a high-voltage-tolerant, low-power logic buffer for interfacing between disparate voltage domains, legacy TTL systems, and open-collector bus architectures requiring active-low drive capability.
Technical Context
The CD4010BE implements six identical CMOS inverting buffer stages, each with an open-drain output stage enabling wired-OR configuration and bidirectional level translation. Its input threshold is VDD/2, ensuring noise-immune switching across the full supply range.
It belongs to the CD4000B series, fabricated using silicon-gate CMOS technology, delivering high noise immunity (≥45% VDD), ultra-low static current (<100 nA at 18 V), and rail-to-rail output swing when pulled up externally - critical for mixed-voltage system interconnects.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Hex non-inverting buffer with open-drain outputs - enables wired-OR logic and external pull-up flexibility |
| Supply Voltage Range | 3 V to 18 V - supports direct interface with 5 V, 12 V, and 15 V legacy systems without level shifters |
| Input Threshold | VDD/2 ±10% - ensures consistent switching point across temperature and supply variation |
| Static Current (IDD) | <100 nA at 18 V - enables battery-powered or ultra-low-power standby operation |
| Output Drive (IOL) | 6.8 mA at VDD = 15 V - sufficient to drive multiple TTL loads or 10 kΩ pull-ups |
| Propagation Delay | 120 ns max at VDD = 15 V, CL = 50 pF - suitable for medium-speed control and timing distribution |
| Operating Temperature | -55°C to +125°C - qualified for industrial, automotive, and extended-environment applications |
Pinout & Package
CD4010BE is supplied in a 16-pin plastic dual-in-line package (PDIP-N), 7.62 mm pitch, 19.3 mm length, 6.35 mm width, 3.94 mm height, with pin 1 marked by a notch or dot. The package is RoHS-compliant with NiPdAu lead finish and N/A MSL rating due to hermetic tube packaging.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 9, 11, 13 | Input (A1–A6) | CMOS-compatible digital inputs; high-impedance (>1012 Ω), tolerant of floating states |
| 2, 4, 6, 10, 12, 14 | Output (Y1–Y6) | Open-drain NMOS outputs - require external pull-up to define logic HIGH level and sink current only |
| 7 | VSS | Ground reference terminal - must be connected directly to system ground plane |
| 16 | VDD | Positive supply terminal - accepts 3 V to 18 V; decoupling capacitor (0.1 µF) required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Open-drain outputs | Enable wired-OR bus architecture and multi-source signal arbitration without external diodes |
| Wide supply range (3–18 V) | Eliminates need for separate voltage translators when interfacing 3.3 V controllers with 12 V peripherals |
| High noise immunity | Guaranteed 45% VDD noise margin ensures robust operation in electrically noisy industrial environments |
| Ultra-low quiescent current | Supports >10-year battery life in remote sensor nodes where CD4010BE remains powered but inactive |
| Extended temperature range | Validated operation from -55°C to +125°C meets MIL-PRF-38535 Class B and automotive under-hood requirements |
Applications
| Industrial Control Bus | Legacy System Interface |
|---|---|
Use Scenario: Driving shared interrupt lines across multiple PLC I/O modules with varying supply voltages. IC Role / Device Role / Timing Role: Open-drain buffer aggregating interrupt signals onto a common wired-OR line pulled up to 24 V. Use Value: Enables deterministic priority resolution without contention, eliminating need for discrete diodes or voltage translators. |
Use Scenario: Interfacing a modern 3.3 V microcontroller GPIO to legacy 12 V relay driver boards. IC Role / Device Role / Timing Role: Level-shifting buffer translating low-voltage logic HIGH to 12 V active-low enable signals. Use Value: Provides galvanic isolation via voltage translation while maintaining sub-120 ns timing integrity. |
| Automotive Body Controller | Test Equipment Signal Conditioning |
Use Scenario: Controlling multiple 5 V fan speed control lines from a single 12 V body control unit PWM output. IC Role / Device Role / Timing Role: Fan enable gate with open-drain output pulled up to 5 V, synchronized to PWM duty cycle. Use Value: Allows precise on/off control of 5 V fans using 12 V controller logic without additional MOSFET drivers. |
Use Scenario: Generating programmable logic-level test pulses for DUT stimulus with variable amplitude (5/12/15 V). IC Role / Device Role / Timing Role: Programmable output stage driven by FPGA, with external pull-up defining final logic HIGH voltage. Use Value: Delivers repeatable, low-jitter pulse edges across three voltage domains using one fixed-layout PCB footprint. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar open-drain buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4010BM | Same electrical specs; SOIC-16 package (5.3 mm width, surface-mount) | Required for automated SMT assembly; no through-hole mounting | Select CD4010BM when board space is constrained and reflow soldering is used. |
| MC14010BDR2G | Pin-compatible; ON Semiconductor variant with tighter propagation delay spec (90 ns @ 15 V) | Higher-speed timing-critical paths where <100 ns delay is mandatory | Choose MC14010BDR2G when sub-100 ns propagation is required and SOIC-16 is acceptable. |
Compared with CD4010BE, CD4010BM offers identical logic behavior in a smaller surface-mount package ideal for density-constrained layouts, while MC14010BDR2G provides faster timing at the cost of vendor-specific qualification - both require verifying pull-up resistor values and load capacitance for target rise time.
Availability
CD4010BE is available at Aetrix Electronics and suitable for industrial control bus design, legacy system interface, and automotive body controller applications requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD4010BE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability components.
The CD4000B series - including CD4010BE - was designed for robust, wide-supply-voltage logic interfacing in harsh environments, targeting industrial automation, aerospace, and automotive subsystems where longevity and voltage flexibility are essential.
FAQ
What is the function of CD4010BE?
The CD4010BE is a hex non-inverting buffer with open-drain outputs, meaning it passes input logic states unchanged but can only sink current - requiring external pull-up resistors to define HIGH output levels. It is not an inverter; its truth table is Y = A. This architecture enables wired-OR logic, level shifting, and bus arbitration in CD4010BE-based designs.
Can CD4010BE replace CD4009UB?
No - CD4010BE and CD4009UB are functionally distinct: CD4010BE contains six non-inverting open-drain buffers, while CD4009UB contains six inverting open-drain buffers (Y = NOT A). Swapping them without circuit revision will invert all signals. The pinouts are identical, but logic polarity differs, making CD4010BE unsuitable as a drop-in replacement for CD4009UB unless logic inversion is intentionally removed elsewhere.
What pull-up resistor value should be used with CD4010BE?
A 10 kΩ pull-up resistor is typical for CD4010BE when driving standard TTL loads or 50 pF capacitive loads at ≤1 MHz. For 12 V operation with 6.8 mA sink capability, values from 1.8 kΩ (for fast rise time) to 100 kΩ (for ultra-low power) are valid - actual selection depends on required rise time, bus capacitance, and fan-out. CD4010BE datasheet Figure 6 provides empirical RC timing curves.
Is CD4010BE suitable for 3.3 V operation?
Yes - CD4010BE is fully specified down to 3 V supply, with guaranteed switching thresholds and output drive at that voltage. Input high-level minimum is 2.1 V (70% of 3 V), compatible with 3.3 V CMOS outputs. However, output HIGH level equals the pull-up voltage, not VDD, so a 3.3 V pull-up yields 3.3 V logic HIGH - confirming CD4010BE interoperability in mixed 3.3 V/5 V systems.
Does CD4010BE have ESD protection?
CD4010BE includes inherent CMOS gate oxide ESD protection rated to ≥2 kV per MIL-STD-883 Method 3015.7 (HBM). No external protection diodes are required for typical board-level handling, though layout best practices - such as short traces, ground-plane proximity, and avoiding floating inputs - remain essential. This ESD rating applies specifically to CD4010BE in PDIP packaging per TI's characterization data.
CD4010BE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 6
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 3mA, 36mA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
CD4010BE FAQ
1.How can I place an order for CD4010BE through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4010BE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4010BE reliable?
The price and inventory of CD4010BE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4010BE is usually 5 days.
3.What payment methods are accepted for CD4010BE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4010BE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4010BE?
CD4010BE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4010BE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4010BE?
For technical support, including CD4010BE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4010BE requirements.
6.How does Aetrix verify that CD4010BE is sourced from the original manufacturer or authorized distributors?
All CD4010BE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4010BE meets industry standards.
7.What is the process for return or replacement of CD4010BE?
All CD4010BE units undergo pre-shipment inspection (PSI). If there is an issue with CD4010BE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4010BE part is unused and in its original packaging.
Return procedure for CD4010BE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4010BE Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

