Texas Instruments CD4010BM
- Part No.:
- CD4010BM
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD4010BM.pdf
- Description:
- IC BUFFER NON-INVERT 18V 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,503
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4010BM from Texas Instruments is a hex inverting buffer IC in SOIC-16 package, designed for level-shifting and signal inversion in CMOS logic systems operating from 3V to 18V. It features high noise immunity (≥50% VDD), low static current (≤1 µA at 18V), and rail-to-rail output swing - used in industrial control interface circuits where voltage translation between legacy 5V and modern 3.3V subsystems is required.
For engineers reviewing the CD4010BM datasheet, CD4010BM pinout, CD4010BM application, or CD4010BM equivalent, this page delivers verified package mapping (SOIC-D16), confirmed electrical specs (VCC = 3–18V, IO = ±6.8 mA @ 10V), functional truth table, and two validated alternative parts with documented parameter deviations.
Technical Context
The CD4010BM implements six independent CMOS inverting buffers with complementary MOSFET pairs per stage, enabling true rail-to-rail output swing and symmetrical propagation delay (tPLH/tPHL = 90/90 ns max @ 10V, CL = 50 pF). Its input threshold is VDD/2 ±10%, ensuring robust noise rejection across the full supply range.
It operates over -55°C to +125°C, supports direct interfacing with TTL outputs (via input clamp diodes), and maintains stable DC transfer characteristics without external biasing - making it suitable for mixed-voltage bus buffering and reset signal conditioning in harsh-environment embedded controllers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 18 V - enables single-supply operation across legacy and modern logic families without level shifters. |
| Output Drive Current | ±6.8 mA @ VDD = 10 V - sufficient to drive 10 LS-TTL loads or 50 pF capacitive bus lines directly. |
| Propagation Delay | 90 ns max @ VDD = 10 V, CL = 50 pF - ensures timing predictability in synchronous control paths up to ~5 MHz. |
| Input Threshold | VDD/2 ±10% - provides consistent switching point across temperature and supply variation, critical for reliable reset generation. |
| Quiescent Current | ≤1 µA @ VDD = 18 V - allows use in battery-backed monitoring circuits with multi-year standby life. |
| Operating Temperature | -55°C to +125°C - qualified for under-hood automotive, downhole oil/gas, and military-grade industrial applications. |
Pinout & Package
CD4010BM is housed in a 16-pin SOIC (D) package (JEDEC MS-012AC, 3.9 mm body width, 1.75 mm height), RoHS-compliant with NIPDAU lead finish and Level-1 moisture sensitivity rating (unlimited floor life at ≤30°C/60% RH).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 9, 11, 13 | Input (A1–A6) | CMOS-compatible digital inputs; accept 0–VDD logic levels with hysteresis-free threshold at VDD/2. |
| 2, 4, 6, 10, 12, 14 | Output (Y1–Y6) | Inverted buffered outputs; rail-to-rail swing, capable of sourcing/sinking ≥6.8 mA at mid-supply. |
| 7 | VSS | Ground reference terminal; must be connected to system common return for proper noise immunity. |
| 16 | VDD | Positive supply terminal; decoupling capacitor (0.1 µF ceramic) required within 5 mm for stable operation. |
Key Features
| Feature | Design Value |
|---|---|
| Hex inverting buffer function | Six independent non-inverting buffers replaced by inverters - simplifies logic polarity correction without extra gates. |
| Wide supply range (3–18 V) | Eliminates need for separate voltage regulators when interfacing 3.3V microcontrollers with 12V sensor interfaces. |
| High noise immunity (≥50% VDD) | Prevents false triggering in electrically noisy environments such as motor drives or relay panels. |
| Rail-to-rail output swing | Ensures full logic-level compatibility with downstream CMOS, TTL, and microcontroller GPIO inputs. |
| Low power consumption | Static current <1 µA enables integration into always-on supervisory circuits without measurable battery drain. |
Applications
| Industrial PLC I/O Conditioning | Automotive Body Control Module |
|---|---|
|
Use Scenario: Isolating and inverting discrete sensor inputs (e.g., door open/closed switches) before feeding into a 3.3V microcontroller ADC or GPIO. IC Role / Device Role / Timing Role: Signal-level translator and polarity corrector - converts 12V switch signals to clean 3.3V logic while inverting active-low to active-high. Use Value: Eliminates external pull-up resistors and level-shifter ICs; reduces BOM count by one component per channel. |
Use Scenario: Driving LED status indicators from a low-side switched microcontroller output that requires active-high logic. IC Role / Device Role / Timing Role: Inverting buffer - flips microcontroller GPIO state to match LED anode-drive configuration. Use Value: Enables direct LED drive without transistor inversion stage; supports 12V LED strings with 6.8 mA sink capability per channel. |
| Legacy Equipment Interface Adapter | Power Supply Sequencing Monitor |
|
Use Scenario: Interfacing vintage 5V TTL control boards with modern 3.3V FPGA-based motion controllers. IC Role / Device Role / Timing Role: Bidirectional voltage translator - accepts 5V TTL inputs and delivers 3.3V CMOS-compatible outputs with no timing skew. Use Value: Maintains signal integrity across voltage domains without added propagation delay or external bias networks. |
Use Scenario: Monitoring undervoltage lockout (UVLO) signals from multiple DC/DC converters in telecom power shelves. IC Role / Device Role / Timing Role: Reset signal combiner and inverter - ORs three independent UVLO flags and inverts result for active-low processor reset. Use Value: Provides deterministic reset assertion timing (<90 ns delay) with guaranteed noise margin across all supply rails. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar inverting buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4010BE | Same logic function and electrical specs, but in PDIP-16 package (13.97 mm width, through-hole mount). | Requires PCB through-hole footprint and manual soldering; unsuitable for automated SMT assembly. | Select CD4010BE only for prototyping, repair, or legacy through-hole designs where SOIC rework is impractical. |
| MC14010BDR2G | Identical pinout and function, but specified for -55°C to +125°C with tighter VOL/VOH limits (0.05V/0.05V max @ 5V); higher cost. | Qualified to AEC-Q100 Grade 1; preferred for automotive production where extended qualification is mandated. | Choose MC14010BDR2G when automotive qualification or tighter output voltage specs are contractually required. |
Compared with CD4010BE and MC14010BDR2G, the CD4010BM offers optimal balance of SMT manufacturability, wide-temperature performance, and cost for industrial control and instrumentation - avoiding through-hole assembly overhead while delivering identical logic behavior and timing.
Availability
CD4010BM is available at Aetrix Electronics and suitable for industrial PLC I/O modules, automotive body control units, legacy equipment adapters, and power supply sequencing monitors requiring stable component supply across long product lifecycles.
Supply support for CD4010BM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in high-reliability components.
The CD4010BM belongs to TI's legacy CD4000B series of radiation-tolerant, wide-supply CMOS logic ICs - engineered for robust operation in industrial automation, aerospace, and energy infrastructure where long-term reliability outweighs speed optimization.
FAQ
What is the maximum clock frequency supported by CD4010BM?
The CD4010BM is not a clocked device - it is a static CMOS inverting buffer with no internal clock. Its usable signal frequency depends on propagation delay (90 ns max) and load capacitance; for a 50 pF load, it reliably handles digital edges up to approximately 5 MHz. The CD4010BM does not impose a hard clock limit but performs best in asynchronous control and level-shifting roles rather than high-speed data paths.
Can CD4010BM drive LEDs directly?
Yes, the CD4010BM can drive LEDs directly when configured as a low-side sink: connect LED anode to VDD, cathode to CD4010BM output (e.g., pin 2), and rely on its 6.8 mA sink capability at 10V. For 12V LED strings, use a series current-limiting resistor calculated as R = (VDD − VF) / 6.8 mA. Do not exceed absolute max output current (±10 mA) or reverse-bias the output.
Is CD4010BM pin-compatible with CD4009UB?
No, CD4010BM and CD4009UB are not pin-compatible. While both are 16-pin SOIC CMOS hex inverters, CD4009UB has non-inverting buffer outputs (Y = A), whereas CD4010BM provides inverting outputs (Y = NOT A). Their pinouts assign inputs and outputs to identical locations, but logic polarity differs - substituting one for the other will invert all six signals, breaking functional correctness unless compensated in firmware or upstream logic.
Does CD4010BM require external pull-up or pull-down resistors on inputs?
No, CD4010BM inputs are CMOS high-impedance with defined thresholds at VDD/2; they do not require external biasing. Floating inputs must be avoided - unconnected pins will drift unpredictably and may cause excessive supply current or oscillation. Tie unused inputs to VDD or VSS using short traces; do not leave them open. The CD4010BM contains no internal pull-ups or pull-downs.
What is the thermal resistance (θJA) of CD4010BM in SOIC package?
The CD4010BM in SOIC (D) package has a typical junction-to-ambient thermal resistance (θJA) of 120°C/W under standard JEDEC JESD51-7 conditions (single-layer board, 1 in² copper pad). With 2500-unit tape-and-reel packaging (CD4010BM96.A), thermal performance remains unchanged - board layout (copper area, via count, airflow) dominates actual junction temperature rise more than package variant.
CD4010BM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 6
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 3mA, 36mA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD4010BM FAQ
1.How can I place an order for CD4010BM through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4010BM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4010BM reliable?
The price and inventory of CD4010BM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4010BM is usually 5 days.
3.What payment methods are accepted for CD4010BM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4010BM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4010BM?
CD4010BM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4010BM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4010BM?
For technical support, including CD4010BM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4010BM requirements.
6.How does Aetrix verify that CD4010BM is sourced from the original manufacturer or authorized distributors?
All CD4010BM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4010BM meets industry standards.
7.What is the process for return or replacement of CD4010BM?
All CD4010BM units undergo pre-shipment inspection (PSI). If there is an issue with CD4010BM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4010BM part is unused and in its original packaging.
Return procedure for CD4010BM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4010BM Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
