onsemi CD4011BCSJX
- Part No.:
- CD4011BCSJX
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
CD4011BCSJX.pdf
- Description:
- IC GATE NAND 4CH 2-INP 14SOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,675
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4011BCSJX from Fairchild Semiconductor is a quad 2-input NAND gate IC in CMOS B-series technology, featuring buffered outputs, symmetrical source/sink drive (±0.64 mA at 5 V), 5–15 V operating range, and −55°C to +125°C temperature rating. It serves as a fundamental logic building block in power-supply sequencers, reset generators, and digital control interfaces.
For engineers reviewing the CD4011BCSJX datasheet, pinout, applications, or equivalent options, key selection considerations include its 14-lead SOIC package (M14D), 35 ns propagation delay at 15 V, ±1 µA max input leakage, 5 pF typical input capacitance, and compatibility with legacy 4000B-series designs requiring low static power and wide supply tolerance.
Technical Context
The CD4011BCSJX implements four independent 2-input NAND gates using complementary MOS transistors with N- and P-channel enhancement-mode devices. Each gate has fully buffered output stages that deliver high-voltage gain and sharpened transfer characteristics.
Input protection diodes clamp to VDD and VSS, enabling robust ESD immunity. The device conforms to standard B-series output drive specifications and supports fan-out of 1 into 74LS or 2 into 74L TTL loads at 5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 3 V to 15 V DC - enables single-supply operation across battery, industrial, and legacy logic systems without level-shifting. |
| Propagation Delay (tPLH/tPHL) | 30/35 ns max at 15 V - ensures reliable timing in medium-speed combinatorial logic chains up to ~10 MHz. |
| IOL / IOH | ±4.2 mA at 15 V - provides sufficient drive for direct interfacing with multiple 4000-series inputs or one 74LS load. |
| Input Leakage (IIN) | ±0.1 µA max at 15 V over full temp - guarantees stable logic states in high-impedance or battery-critical circuits. |
| CIN | 5 pF typical - minimizes capacitive loading on preceding stages, preserving signal edge integrity. |
| Operating Temp | −55°C to +125°C - supports deployment in automotive under-hood, industrial PLC, and aerospace environments. |
Pinout & Package
CD4011BCSJX is housed in a 14-lead Small Outline Package (SOP), EIAJ TYPE II, 5.3 mm wide (Package Number M14D), with gull-wing leads and standard JEDEC footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 5, 6, 8, 9, 12, 13 | Input (A/B per gate) | CMOS-compatible logic inputs with diode clamping to VDD/VSS for ESD protection. |
| 3, 4, 10, 11 | Output (Y per NAND gate) | Buffered CMOS outputs with symmetrical sourcing/sinking capability and rail-to-rail swing. |
| 7 | VSS | Ground reference terminal; must be connected to system common return path. |
| 14 | VDD | Positive supply terminal; accepts 3–15 V DC with internal decoupling support. |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | Operates from 3 V to 15 V - eliminates need for separate voltage regulators in mixed-supply systems. |
| Low Quiescent Current | 0.006 µA typical at 15 V and 25°C - enables use in always-on battery-backed logic monitoring. |
| Buffered Output Stage | High-gain internal amplification - improves noise margin and reduces sensitivity to capacitive loading. |
| Input Protection | Integrated diodes to VDD and VSS - withstands ±2 kV HBM ESD without external components. |
| B-Series Drive Compatibility | Fan-out of 1 to 74LS or 2 to 74L - simplifies interface with legacy TTL subsystems without buffers. |
Applications
| Power Sequencing Control | Microcontroller Reset Logic |
|---|---|
Use Scenario: Generating synchronized power-up enable signals for multi-rail DC/DC converters in embedded systems. IC Role / Device Role / Timing Role: NAND gate configured as active-low AND gate to combine undervoltage lockout (UVLO) and POR signals. Use Value: Ensures deterministic startup order via simple combinational logic with no external timing components. |
Use Scenario: Debouncing manual reset buttons and combining watchdog timeout signals in MCU-based controllers. IC Role / Device Role / Timing Role: Dual NAND gates form an SR latch to hold reset state until both button release and clock stabilization occur. Use Value: Eliminates need for RC networks or dedicated reset ICs while maintaining fail-safe reset assertion. |
| Industrial Sensor Interface | Legacy System Glue Logic |
Use Scenario: Converting open-collector sensor outputs (e.g., limit switches, proximity sensors) into clean CMOS-level signals. IC Role / Device Role / Timing Role: NAND gate used as inverter with pull-up resistor to translate 0–24 V industrial signals to 5–15 V logic levels. Use Value: Provides galvanically isolated signal conditioning without optocouplers or level translators. |
Use Scenario: Interfacing between obsolete 4000-series logic and newer microcontrollers in retrofitted control panels. IC Role / Device Role / Timing Role: Four independent NAND gates implement address decoding, bus arbitration, and handshake generation. Use Value: Maintains functional equivalence and PCB layout compatibility with original 4000B-family designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4011BE | Same logic function and AC/DC specs, but in PDIP (N14A) package - no lead coplanarity or thermal performance advantage. | Preferred for through-hole prototyping or legacy board rework where SOIC footprint is unavailable. | Select CD4011BE only when manual soldering or socket-based testing is required. |
| MC14011BDR2G | Onsemi variant with identical pinout and B-series specs; slightly tighter VOH/VOL min/max spread at 15 V (±0.02 V). | Approved for automotive AEC-Q100 Grade 3; suitable for under-dash modules where extended qualification is mandated. | Choose MC14011BDR2G when AEC-Q100 compliance or second-source assurance is contractually required. |
Compared with CD4011BE and MC14011BDR2G, the CD4011BCSJX offers optimized surface-mount reliability and thermal dissipation in SOP packaging, while retaining full functional and timing equivalence - making it ideal for new production runs targeting cost-effective, space-constrained industrial PCBs.
Availability
CD4011BCSJX is available at Aetrix Electronics and suitable for power sequencing control, microcontroller reset logic, and industrial sensor interface applications requiring stable component supply across extended temperature and voltage ranges.
Supply support for CD4011BCSJX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Fairchild Semiconductor was a leading analog and discrete semiconductor manufacturer, acquired by ON Semiconductor in 2016; its legacy 4000B-series logic remains widely supported and qualified.
The CD4011BCSJX belongs to Fairchild's 4000B-series CMOS logic family, designed for robust, low-power digital control in harsh environments where wide supply tolerance and high noise immunity are essential.
FAQ
What logic function does the CD4011BCSJX implement?
The CD4011BCSJX implements four independent 2-input NAND gates. Each gate performs the Boolean function Y = NOT(A AND B), with true CMOS inputs and fully buffered outputs. Its logic behavior is identical to the industry-standard 4011B function, verified across the full −55°C to +125°C operating range and 3–15 V supply.
Is the CD4011BCSJX pin-compatible with other 4011 variants?
Yes, the CD4011BCSJX uses the standard 14-pin dual-in-line pinout, matching CD4011BE (PDIP), CD4011BCM (SOIC), and MC14011BDR2G. Pin 1–7 and 8–14 assignments are identical across all variants, including VDD (pin 14), VSS (pin 7), and gate I/O mapping - enabling direct substitution in existing layouts.
What is the maximum propagation delay of the CD4011BCSJX at 5 V?
At VDD = 5 V and TA = 25°C, the CD4011BCSJX exhibits a maximum propagation delay of 250 ns for both tPLH (LOW-to-HIGH) and tPHL (HIGH-to-LOW), as specified in the AC Electrical Characteristics table. Typical values are 85 ns and 120 ns respectively, confirming suitability for sub-10 MHz combinatorial logic paths.
Does the CD4011BCSJX require external pull-up or pull-down resistors?
No, the CD4011BCSJX does not require external pull-up or pull-down resistors on its inputs. Its CMOS inputs have extremely low leakage (≤±0.1 µA at 15 V), and internal protection diodes ensure stable logic thresholds. Pull-ups are only needed if interfacing with open-drain/open-collector sources outside the device.
Can the CD4011BCSJX operate reliably at 3 V supply?
Yes, the CD4011BCSJX is fully specified down to 3 V DC supply, with guaranteed VOH ≥ 2.5 V and VOL ≤ 0.5 V at 3 V and 25°C. Propagation delay increases to 500 ns max, but functionality remains intact - making it viable for low-power battery-operated systems where higher speed is not critical.
CD4011BCSJX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 4000B
- Package/Case:
- 14-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NAND Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 3V ~ 15V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 3.4mA, 3.4mA
- Input Logic Level - Low:
- 1.5V ~ 4V
- Input Logic Level - High:
- 3.5V ~ 11V
- Max Propagation Delay @ V, Max CL:
- 70ns @ 15V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOP
CD4011BCSJX FAQ
1.How can I place an order for CD4011BCSJX through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4011BCSJX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4011BCSJX reliable?
The price and inventory of CD4011BCSJX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4011BCSJX is usually 5 days.
3.What payment methods are accepted for CD4011BCSJX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4011BCSJX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4011BCSJX?
CD4011BCSJX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4011BCSJX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4011BCSJX?
For technical support, including CD4011BCSJX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4011BCSJX requirements.
6.How does Aetrix verify that CD4011BCSJX is sourced from the original manufacturer or authorized distributors?
All CD4011BCSJX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4011BCSJX meets industry standards.
7.What is the process for return or replacement of CD4011BCSJX?
All CD4011BCSJX units undergo pre-shipment inspection (PSI). If there is an issue with CD4011BCSJX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4011BCSJX part is unused and in its original packaging.
Return procedure for CD4011BCSJX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4011BCSJX Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

