Texas Instruments CD4013BM96G4
- Part No.:
- CD4013BM96G4
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD4013BM96G4.pdf
- Description:
- IC FF D-TYPE DUAL 1BIT 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,403
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4013BM96G4 from Texas Instruments is a CMOS dual D-type flip-flop with independent clock, data, set, and reset inputs per channel, 14-pin SOIC package, 3–18 V supply range, and ±100 nA max input current at 25°C - used in power button debouncing, toggle counters, and shift register stages in industrial control logic.
For engineers reviewing the CD4013BM96G4 datasheet, CD4013BM96G4 pinout, CD4013BM96G4 application, or CD4013BM96G4 equivalent, key selection factors include its asynchronous set/reset capability, positive-edge triggering, symmetrical output drive (±1.3 mA @ 15 V), wide temperature range (–55°C to +125°C), and compatibility with legacy 4000-series logic families.
Technical Context
The CD4013BM96G4 implements two identical, electrically isolated D-type latches with master-slave architecture, each triggered on the positive-going edge of the clock signal. Its static CMOS design enables rail-to-rail output swing and ultra-low quiescent current (≤0.02 µA @ 25°C, VDD = 5 V).
Operation is defined by asynchronous high-level set and reset inputs that override clock and data, while data transfer occurs only on clock edges. Input protection networks guard against ESD (±2000 V HBM), and propagation delays are specified from clock/data to Q/Q outputs (e.g., 45–90 ns @ VDD = 15 V, CL = 50 pF).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 18 V - supports single-supply operation across battery, industrial, and legacy logic systems without level-shifting. |
| Max Clock Frequency | 24 MHz @ VDD = 15 V - enables use in medium-speed timing and control circuits such as LED sequencers or sensor sampling clocks. |
| Propagation Delay | 45–90 ns (tPHL/tPLH) @ VDD = 15 V, CL = 50 pF - ensures predictable timing margins in synchronous state machines. |
| Output Drive | ±3.4 mA @ VDD = 15 V - sufficient to directly drive LEDs, small relays, or interface with TTL/CMOS inputs without external buffers. |
| Input Leakage | ±10 nA @ 25°C, VDD = 18 V - minimizes power loss in battery-powered hold circuits and long-duration memory latches. |
| Operating Temperature | –55°C to +125°C - qualified for automotive under-hood, industrial motor drives, and outdoor infrastructure applications. |
| ESD Rating | ±2000 V HBM - meets standard handling requirements for manual assembly and field-replaceable modules. |
Pinout & Package
CD4013BM96G4 uses a 14-pin SOIC (D) package with 8.65 mm × 3.90 mm body size, gull-wing leads, and RoHS-compliant NiPdAu (NIPDAU) finish. Moisture sensitivity level is Level-1 (260°C peak reflow, unlimited floor life).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13 | Q1, Q2 | Non-inverted outputs - provide active-high latch states; buffered for fan-out up to 10 CMOS loads. |
| 2, 12 | Q1, Q2 | Inverted outputs - deliver complementary logic levels for differential signaling or reset feedback paths. |
| 3, 11 | CLOCK1, CLOCK2 | Positive-edge-triggered clock inputs - accept slow-rise signals (up to 15 µs rise time @ VDD = 5 V) without false triggering. |
| 4, 10 | RESET1, RESET2 | Asynchronous active-high reset - forces Q = 0, Q = 1 regardless of clock or data state; requires pull-down when unused. |
| 5, 9 | D1, D2 | Data inputs - sampled on clock edge; must meet setup/hold times (e.g., tS = 7 ns @ VDD = 15 V) for reliable capture. |
| 6, 8 | SET1, SET2 | Asynchronous active-high set - forces Q = 1, Q = 0; independent of clock and immune to metastability during assertion. |
| 7 | VSS | Ground reference - common return for all internal logic and I/O; must be low-impedance for noise immunity. |
| 14 | VDD | Power supply - accepts 3–18 V DC; requires local 0.1 µF bypass capacitor adjacent to pin for stable switching. |
Key Features
| Feature | Design Value |
|---|---|
| Asynchronous Set/Reset | Enables immediate state control without waiting for clock edge - critical for emergency shutdown or initialization sequences. |
| Static CMOS Operation | Draws ≤0.02 µA quiescent current at 25°C - ideal for always-on battery-backed memory and low-power supervisory circuits. |
| Symmetrical Output Drive | Delivers matched sourcing/sinking capability (±3.4 mA @ 15 V) - eliminates need for external pull-ups in open-drain interfaces. |
| Wide Supply Range | Operates from 3 V (Li-ion compatible) to 18 V (industrial bus tolerant) - reduces BOM count across product variants. |
| Noise Margin | 2.5 V @ VDD = 15 V - provides robust immunity against supply ripple and crosstalk in noisy motor-control environments. |
Applications
| Power Button Debouncing | Toggle Counter Stage |
|---|---|
Use Scenario: Debounces mechanical push-button inputs in embedded system power management circuits. IC Role / Device Role / Timing Role: Dual flip-flop configured as synchronized SR latch to eliminate contact bounce artifacts before MCU wake-up signal assertion. Use Value: Eliminates software debounce overhead and guarantees clean, single-pulse wake-up using only hardware - reducing firmware complexity and boot latency. | Use Scenario: Forms divide-by-two stage in binary counter chains for frequency division or LED blink sequencing. IC Role / Device Role / Timing Role: D-type configured with Q̅ feedback to D input - toggles Q on every rising clock edge for precise 50% duty-cycle output. Use Value: Provides deterministic, glitch-free clock division without external logic gates - simplifying PCB layout and improving timing predictability. |
| Shift Register Element | State Memory Latch |
Use Scenario: Implements serial-to-parallel conversion in sensor data acquisition subsystems. IC Role / Device Role / Timing Role: Cascaded pair used as two-bit shift register stage - shifts data from upstream device on shared clock line. Use Value: Enables low-pin-count interface between microcontrollers and multi-sensor arrays - reducing GPIO usage and routing congestion. | Use Scenario: Stores fault status flags (e.g., overtemperature, overcurrent) in industrial motor controllers. IC Role / Device Role / Timing Role: Independent flip-flops retain state across power cycles when backed by supercapacitor or auxiliary supply. Use Value: Preserves critical diagnostic information during brownout events - accelerating post-fault recovery and root-cause analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4013BME4 | Same SOIC-14 package, identical electrical specs, but supplied in tube (50 pcs) vs. tape-and-reel (2500 pcs); NIPDAU finish and Level-1 MSL rating match exactly. | Preferred for prototyping and low-volume production where reel handling is unnecessary. | Select CD4013BME4 when small-batch evaluation or hand-soldering is required; CD4013BM96G4 remains optimal for automated SMT lines. |
| MC14013BDR2G | Pin-compatible dual D-flip-flop from ON Semiconductor; same 3–18 V range and –55°C to +125°C rating, but higher typical IDD (0.1 µA @ 25°C) and lower max fCL (12 MHz @ 15 V). | Suitable for cost-sensitive consumer designs where 12 MHz clock rate suffices and tighter leakage isn't critical. | Choose MC14013BDR2G only if supply chain diversification is prioritized and reduced speed/leakage margin is acceptable. |
Compared with CD4013BME4, CD4013BM96G4 offers optimized logistics for high-volume SMT assembly, while MC14013BDR2G trades off leakage and speed for alternate sourcing - making CD4013BM96G4 the preferred choice for precision, low-power, and high-reliability industrial implementations.
Availability
CD4013BM96G4 is available at Aetrix Electronics and suitable for power delivery systems, grid infrastructure monitoring, and medical device control logic requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD4013BM96G4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic ICs, with decades of heritage in CMOS technology development and industrial-grade reliability validation.
The CD4013B product line delivers radiation-tolerant, wide-voltage, high-noise-margin logic for mission-critical applications including aerospace, energy infrastructure, and safety-rated controls - designed to replace obsolete 4000-series parts with enhanced consistency and documentation.
FAQ
What is the maximum clock frequency supported by CD4013BM96G4 at 5 V supply?
The CD4013BM96G4 supports a maximum clock frequency of 7 MHz at VDD = 5 V, as specified in the Recommended Operating Conditions table. This value reflects guaranteed operation under worst-case conditions (TA = 125°C, CL = 50 pF). At room temperature and lighter loads, actual usable frequency may reach 10 MHz, but system design must adhere to the 7 MHz limit for full temperature and voltage range compliance. The CD4013BM96G4 datasheet confirms this in Section 6.3.
Does CD4013BM96G4 require external pull-up or pull-down resistors on SET and RESET pins?
Yes - unused SET and RESET inputs on CD4013BM96G4 must be actively pulled low (to VSS) to prevent floating states that could cause unintended toggling or increased power consumption. The device lacks internal weak pull-downs; leaving these pins unconnected violates CMOS design rules and risks undefined behavior. TI's Application Note SCBA004 explicitly mandates biasing all unused CMOS inputs, and the CD4013BM96G4 functional description confirms SET/RESET are active-high with no internal termination.
Can CD4013BM96G4 operate reliably at 3.3 V supply voltage?
Yes - CD4013BM96G4 is fully specified down to 3 V supply, including propagation delay (300 ns max @ VDD = 3 V, TA = 25°C), noise margin (≥0.5 V), and output drive (≥0.36 mA sink/source). While not optimized for 3.3 V like newer 74LVC families, it meets all AC/DC parameters across the full –55°C to +125°C range at 3 V. System designers should verify timing margins with worst-case load and temperature, but CD4013BM96G4 remains functionally valid and widely deployed in mixed-voltage 3.3 V/5 V systems.
What is the thermal resistance (RθJA) of CD4013BM96G4 in its SOIC package?
The junction-to-ambient thermal resistance (RθJA) for CD4013BM96G4 in the SOIC-14 (D) package is 92.5°C/W, as documented in Section 6.4 of the official datasheet. This value assumes standard JEDEC High-K test board conditions (2S2P). Actual board-level RθJA will vary based on copper area, layer count, and airflow; however, the 92.5°C/W figure enables conservative power dissipation calculations - for example, limiting continuous power to ≤54 mW to stay within 5°C junction rise above ambient.
Is CD4013BM96G4 pin-compatible with older CD4013BE (PDIP) versions?
Yes - CD4013BM96G4 is functionally and pinout-compatible with all CD4013B variants, including CD4013BE (PDIP-14), CD4013BF (CDIP-14), and CD4013BNS (SO-14). All share identical pin numbering, signal definitions, and electrical behavior per the Pin Configuration and Functions table (Section 5). The only differences are package type, thermal characteristics, and moisture sensitivity - meaning CD4013BM96G4 can directly replace CD4013BE in existing layouts when adapting to surface-mount assembly, provided solder profile and board stack-up accommodate SOIC dimensions.
CD4013BM96G4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Set(Preset) and Reset
- Type:
- D-Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 24 MHz
- Max Propagation Delay @ V, Max CL:
- 90ns @ 15V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3V ~ 18V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 5 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
CD4013BM96G4 FAQ
1.How can I place an order for CD4013BM96G4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4013BM96G4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4013BM96G4 reliable?
The price and inventory of CD4013BM96G4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4013BM96G4 is usually 5 days.
3.What payment methods are accepted for CD4013BM96G4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4013BM96G4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4013BM96G4?
CD4013BM96G4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4013BM96G4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4013BM96G4?
For technical support, including CD4013BM96G4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4013BM96G4 requirements.
6.How does Aetrix verify that CD4013BM96G4 is sourced from the original manufacturer or authorized distributors?
All CD4013BM96G4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4013BM96G4 meets industry standards.
7.What is the process for return or replacement of CD4013BM96G4?
All CD4013BM96G4 units undergo pre-shipment inspection (PSI). If there is an issue with CD4013BM96G4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4013BM96G4 part is unused and in its original packaging.
Return procedure for CD4013BM96G4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4013BM96G4 Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
