Texas Instruments CD4013BPWRE4
- Part No.:
- CD4013BPWRE4
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
CD4013BPWRE4.pdf
- Description:
- IC FF D-TYPE DUAL 1BIT 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,026
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4013BPWRE4 from Texas Instruments is a CMOS dual D-type flip-flop with independent asynchronous set-reset control per channel, 3–18 V supply range, ±100 nA max input current at 25°C, and 16 MHz typical clock toggle rate at 10 V - used in power button debouncing, shift registers, and toggle counters in industrial control panels.
For engineers reviewing the CD4013BPWRE4 datasheet, CD4013BPWRE4 pinout, CD4013BPWRE4 application, or CD4013BPWRE4 equivalent, this page delivers verified functional modes, TSSOP-14 package details, propagation delay (45–90 ns), noise margin (2.5 V at 15 V), and real-world implementation guidance for edge-triggered data latching in safety-critical reset circuits.
Technical Context
The CD4013BPWRE4 implements two identical, electrically isolated master-slave D flip-flops, each triggered on the positive-going edge of the clock input. Set and reset are asynchronous, overriding clock and data states with high-level assertion.
It operates across –55°C to +125°C with static CMOS logic design, symmetrical output drive (±3.4 mA at 15 V), and input protection networks. Propagation delays scale inversely with supply voltage: 45 ns (min) at 15 V, 130 ns (max) at 10 V, and 400 ns (max) for set/reset-to-output transitions at 5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 18 V - supports single-supply operation across battery, industrial, and legacy 5/10/15 V systems without level-shifting. |
| Max Clock Frequency | 24 MHz (typical at 15 V) - enables high-speed counter/toggle use in timing-critical control logic. |
| Propagation Delay (tPHL/tPLH) | 45–90 ns (at 15 V, 25°C) - ensures predictable setup/hold timing margins in synchronous state machines. |
| Input Current (IIN) | ±0.01 µA (typical at 25°C, 18 V) - minimizes loading on upstream drivers and enables direct MCU GPIO interfacing. |
| Noise Margin | 2.5 V at VDD = 15 V - provides robust immunity against EMI-induced glitches in noisy factory environments. |
| Output Drive (IOH/IOL) | ±6.8 mA (min at 15 V) - sufficient to directly drive LEDs, small relays, or TTL-compatible inputs without buffers. |
| Operating Temperature | –55°C to +125°C - qualified for under-hood automotive, grid infrastructure, and military-grade embedded applications. |
Pinout & Package
TSSOP-14 (PW) package: 5.00 mm × 4.40 mm body, 0.65 mm pitch, thin shrink profile suitable for space-constrained PCBs with automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13 | Q1, Q2 outputs | Non-inverted outputs - drive downstream logic or indicators; buffered for fan-out stability. |
| 2, 12 | Q1, Q2 inverted outputs | Complementary outputs - enable differential signaling or latch feedback without external inverters. |
| 3, 11 | CLOCK1, CLOCK2 inputs | Positive-edge sensitive - triggers data transfer only on rising transition; immune to slow-rising clock edges. |
| 4, 10 | RESET1, RESET2 inputs | Asynchronous active-high reset - forces Q = 0 regardless of clock or D state; requires pull-down when unused. |
| 5, 9 | D1, D2 inputs | Data inputs - sampled on clock edge; must meet tS (7–15 ns min) and tH (2–5 ns min) timing at rated VDD. |
| 6, 8 | SET1, SET2 inputs | Asynchronous active-high set - forces Q = 1 independently; critical for power-on initialization and fault recovery. |
| 7 | VSS | Ground reference - common return for all internal logic and I/O; must be low-impedance for noise immunity. |
| 14 | VDD | Power supply - accepts 3–18 V; requires 0.1 µF bypass capacitor placed adjacent to pin for stable switching. |
Key Features
| Feature | Design Value |
|---|---|
| Asynchronous Set-Reset | Enables immediate state override for emergency shutdown or system reset without waiting for clock edge. |
| Wide Supply Range (3–18 V) | Eliminates need for separate voltage regulators in mixed-voltage systems - e.g., 3.3 V MCU controlling 12 V actuator logic. |
| Low Input Current (≤100 nA) | Reduces power consumption in always-on monitoring circuits and extends battery life in portable instrumentation. |
| CMOS Input Protection Network | Prevents latch-up and gate oxide damage from ESD events up to ±2000 V HBM - no external clamping required. |
| Static Flip-Flop Operation | Maintains state indefinitely with zero dynamic power draw - ideal for nonvolatile memory hold functions in power-loss scenarios. |
Applications
| Power Button Debouncing | Industrial Shift Register |
|---|---|
Use Scenario: Mechanical push-button switch in HVAC controller requiring glitch-free ON/OFF detection. IC Role / Device Role / Timing Role: Dual flip-flop configured as synchronous SR latch - one section debounces input, second holds stable output state. Use Value: Eliminates need for RC filters and software polling; guarantees single clean edge per press with <50 ns jitter. | Use Scenario: Serial-to-parallel conversion in PLC I/O expansion module receiving data over RS-485. IC Role / Device Role / Timing Role: Cascaded D flip-flops forming 8-bit shift register - clocked by microcontroller SPI SCLK, data fed from MOSI line. Use Value: Reduces GPIO count by 7 pins vs. parallel interface; supports 16 MHz shift rate at 15 V for real-time sensor aggregation. |
| Toggle Counter for LED Blinking | Reset Sequencing in Power Management |
Use Scenario: Low-power status LED blinker in medical device with strict energy budget. IC Role / Device Role / Timing Role: Single flip-flop wired as toggle (Q̅ → D) - clocked by precision oscillator to generate 1 Hz output. Use Value: Draws <1 µA quiescent current at 5 V - extends coin-cell life to >5 years; no firmware overhead or timer resource usage. | Use Scenario: Controlled power-up sequence for FPGA + ADC subsystem where ADC must initialize before FPGA configures. IC Role / Device Role / Timing Role: First flip-flop captures "power-good" signal; second generates delayed, synchronized reset pulse to ADC after FPGA asserts ready. Use Value: Ensures deterministic 2-clock-cycle delay between power rails stabilizing and reset deassertion - prevents metastability in ADC digital interface. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4013BME4 | SOIC-14 package (8.65 mm × 3.90 mm); same electrical specs; higher thermal resistance (RθJA = 92.5°C/W vs. 121°C/W). | Better suited for through-hole prototyping or boards with legacy SOIC footprints; less dense than TSSOP. | Select when board layout lacks fine-pitch reflow capability or requires manual soldering. |
| SN74HC74DR | Higher speed (fMAX = 60 MHz at 6 V); narrower supply (2–6 V); lower noise margin (0.5 V at 5 V); different pinout. | Optimized for 3.3 V digital systems; unsuitable for 12/15 V industrial rails or wide-voltage brownout resilience. | Choose only for 5 V or lower logic families where speed > voltage range; not drop-in compatible. |
Compared with CD4013BME4 and SN74HC74DR, the CD4013BPWRE4 uniquely balances ultra-wide supply tolerance (3–18 V), industrial temperature range, and compact TSSOP packaging - making it the sole option for legacy voltage compatibility in space-constrained, high-reliability designs.
Availability
CD4013BPWRE4 is available at Aetrix Electronics and suitable for industrial control panels, medical device power sequencing, and grid infrastructure monitoring systems requiring stable component supply across extended temperature and voltage ranges.
Supply support for CD4013BPWRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 50 years of innovation in reliable, high-performance ICs.
The CD4013B product line delivers radiation-tolerant, wide-supply CMOS logic for mission-critical applications including aerospace, energy metering, and safety-rated industrial controls - designed to operate reliably where voltage instability and extreme temperatures are routine.
FAQ
What is the maximum clock frequency supported by CD4013BPWRE4 at 15 V supply?
The CD4013BPWRE4 supports a maximum clock frequency of 24 MHz (typical) at 15 V supply, as specified in the Electrical Characteristics: Dynamic table. This value represents the highest guaranteed toggle rate under recommended operating conditions with CL = 50 pF and TA = 25°C. At elevated temperatures or heavier capacitive loads, the practical limit reduces to 12 MHz (min) per datasheet specifications. The CD4013BPWRE4 achieves this performance using optimized CMOS gate sizing and low-threshold transistors.
Does CD4013BPWRE4 require external pull-down resistors on SET and RESET pins?
Yes, CD4013BPWRE4 requires external pull-down resistors (typically 10–100 kΩ) on SET and RESET pins when not actively driven high, because these inputs are active-high and lack internal pull-downs. Leaving them floating risks undefined output states due to noise coupling or leakage currents. The CD4013BPWRE4 datasheet explicitly states that unused SET/RESET pins must be connected to ground to ensure reliable asynchronous control behavior during power-up and idle periods.
Can CD4013BPWRE4 operate reliably at 3.3 V supply voltage?
Yes, CD4013BPWRE4 is fully specified to operate at 3 V minimum supply voltage across its full temperature range (–55°C to +125°C). At 3.3 V, it delivers 3.5 MHz typical clock frequency, 140 ns propagation delay, and maintains noise margin ≥1 V. All DC and AC parameters remain valid per Recommended Operating Conditions - confirming CD4013BPWRE4 is suitable for mixed-voltage systems interfacing with 3.3 V microcontrollers while retaining compatibility with higher-voltage peripherals.
What is the thermal resistance (RθJA) of CD4013BPWRE4 in its TSSOP-14 package?
The junction-to-ambient thermal resistance (RθJA) of CD4013BPWRE4 in the TSSOP-14 (PW) package is 121°C/W, as published in the Thermal Information table. This value assumes standard JEDEC 2-layer board conditions (1-inch² copper pad, 2 oz Cu). For high-power-density layouts, thermal performance improves significantly with additional copper pour and thermal vias - reducing effective RθJA to ~65°C/W in optimized designs. The CD4013BPWRE4's low quiescent current (<1 µA at 5 V) minimizes self-heating under most operating conditions.
Is CD4013BPWRE4 pin-compatible with CD4013BME4?
Yes, CD4013BPWRE4 is functionally and pin-compatible with CD4013BME4 - both share identical pin configuration (TSSOP-14 vs. SOIC-14), identical logic functionality, and identical electrical specifications across the full 3–18 V supply range. The only differences are mechanical: CD4013BPWRE4 uses a 5.00 mm × 4.40 mm TSSOP package with 0.65 mm pitch, while CD4013BME4 uses an 8.65 mm × 3.90 mm SOIC package with 1.27 mm pitch. No changes to schematic or firmware are needed when substituting CD4013BPWRE4 for CD4013BME4 in existing designs.
CD4013BPWRE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Set(Preset) and Reset
- Type:
- D-Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 24 MHz
- Max Propagation Delay @ V, Max CL:
- 90ns @ 15V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3V ~ 18V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 5 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
CD4013BPWRE4 FAQ
1.How can I place an order for CD4013BPWRE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4013BPWRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4013BPWRE4 reliable?
The price and inventory of CD4013BPWRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4013BPWRE4 is usually 5 days.
3.What payment methods are accepted for CD4013BPWRE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4013BPWRE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4013BPWRE4?
CD4013BPWRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4013BPWRE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4013BPWRE4?
For technical support, including CD4013BPWRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4013BPWRE4 requirements.
6.How does Aetrix verify that CD4013BPWRE4 is sourced from the original manufacturer or authorized distributors?
All CD4013BPWRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4013BPWRE4 meets industry standards.
7.What is the process for return or replacement of CD4013BPWRE4?
All CD4013BPWRE4 units undergo pre-shipment inspection (PSI). If there is an issue with CD4013BPWRE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4013BPWRE4 part is unused and in its original packaging.
Return procedure for CD4013BPWRE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4013BPWRE4 Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
