Texas Instruments CD40147BEE4
- Part No.:
- CD40147BEE4
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
CD40147BEE4.pdf
- Description:
- 10-LINE TO 4-LINE BCD PRIORITY E
- Quantity:
- Payment:

- Shipping:

Inventory:2,024
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD40147BEE4 from Texas Instruments is a CMOS 10-line-to-4-line priority encoder IC that converts active-high decimal inputs (0–9) into active-low BCD outputs (8, 4, 2, 1), with highest priority assigned to input line 9; operates over –55°C to +125°C; features TTL-compatible output drive capability; used in keyboard encoding and interrupt prioritization circuits.
For engineers reviewing the CD40147BEE4 datasheet, CD40147BEE4 pinout, CD40147BEE4 application, or CD40147BEE4 equivalent, this page delivers verified functional identity, confirmed PDIP-16 package mapping, validated priority encoding behavior, BCD output polarity, and direct TTL interface compatibility - all grounded in TI's official SCHS102C datasheet and packaging addendum.
Technical Context
The CD40147BEE4 implements a fixed-priority logic architecture where input line 9 dominates all lower-numbered lines (8 through 0); encoding occurs asynchronously with no clock required. All ten inputs are active-high, and all four BCD outputs are active-low open-drain equivalents buffered for TTL interfacing.
It functions as a combinatorial logic device with no internal latching or state retention; output states settle within typical propagation delays of 120 ns at 5 V supply. Input thresholds follow standard CMOS voltage levels (VIL ≤ 1.5 V, VIH ≥ 3.5 V at VDD = 5 V), and outputs sink ≥ 4.2 mA per line under specified conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Encoding Type | Priority encoder: only highest-active input (line 9 highest) produces valid BCD output |
| Input Count / Polarity | 10 active-high inputs (I0–I9); I9 has absolute priority over all others |
| Output Format | 4-bit active-low BCD (O8, O4, O2, O1); all outputs high (logic 1) when no input asserted |
| Supply Voltage Range | 3 V to 18 V DC; enables operation across legacy 5 V and industrial 12–15 V systems |
| Output Drive Capability | Drives one LSTTL load (≥ 4.2 mA sink at VDD = 5 V), enabling direct interface to 74LS-series logic |
| Operating Temperature | –55°C to +125°C; qualified for extended industrial and military-grade environments |
Pinout & Package
CD40147BEE4 is supplied in a 16-lead plastic dual-in-line package (PDIP-N), with 0.3-inch body width and standard through-hole mounting footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | I0 (Input 0) | Lowest-priority active-high decimal input; overridden if any higher-numbered input is asserted |
| 2 | I1 (Input 1) | Active-high decimal input with priority above I0 but below I2–I9 |
| 3 | I2 (Input 2) | Active-high decimal input; part of ascending priority chain up to I9 |
| 4 | I3 (Input 3) | Active-high decimal input; contributes to priority resolution when no higher input is active |
| 5 | I4 (Input 4) | Active-high decimal input; asserts BCD output bits only if I5–I9 are inactive |
| 6 | I5 (Input 5) | Active-high decimal input; encodes to BCD only when I6–I9 are logic low |
| 7 | I6 (Input 6) | Active-high decimal input; participates in encoding only if I7–I9 are unasserted |
| 8 | I7 (Input 7) | Active-high decimal input; encodes only when I8 and I9 are inactive |
| 9 | I8 (Input 8) | Second-highest priority active-high input; overridden only by I9 |
| 10 | I9 (Input 9) | Highest-priority active-high input; forces BCD output = 1001 regardless of other inputs |
| 11 | VSS | Ground reference terminal; all logic thresholds and output sinks referenced to this node |
| 12 | O1 (Output 1) | Least-significant active-low BCD bit; low when encoded value includes 1 (e.g., 1, 3, 5, 7, 9) |
| 13 | O2 (Output 2) | Active-low BCD bit 2; low when encoded value includes 2 (e.g., 2, 3, 6, 7) |
| 14 | O4 (Output 4) | Active-low BCD bit 4; low when encoded value includes 4 (e.g., 4, 5, 6, 7) |
| 15 | O8 (Output 8) | Most-significant active-low BCD bit; low only for decimal 8 or 9 |
| 16 | VDD | Positive supply rail; supports 3–18 V operation; powers internal logic and output buffers |
Key Features
| Feature | Design Value |
|---|---|
| Priority encoding logic | Guarantees single-output resolution even with multiple simultaneous inputs - essential for reliable keyboard scan and interrupt arbitration |
| Active-low BCD outputs | Directly interfaces with common-cathode LED displays and TTL-level input stages without external inverters |
| TTL-compatible drive strength | Sinks ≥ 4.2 mA per output at 5 V, eliminating need for external buffer stages when driving 74LS logic |
| Wide supply range (3–18 V) | Supports mixed-voltage system integration - e.g., 5 V logic control of 12 V industrial sensors or actuators |
| CMOS input thresholds | Ensures noise immunity with VIL ≤ 1.5 V and VIH ≥ 3.5 V at VDD = 5 V, reducing false triggering in noisy environments |
Applications
| Keyboard Encoding | Interrupt Prioritization |
|---|---|
|
Use Scenario: Matrix keypad scanning in industrial HMI panels where mechanical switch bounce and multiple key presses occur simultaneously. IC Role / Device Role / Timing Role: Priority encoder resolving concurrent key closures into unique BCD codes for microcontroller input. Use Value: Prevents ambiguous scan results by ensuring only the highest-priority key (e.g., '9') generates output - critical for safety-critical command entry. |
Use Scenario: Managing multiple asynchronous interrupt sources (e.g., sensor faults, watchdog timeouts, comms errors) in embedded controllers. IC Role / Device Role / Timing Role: Hardware-based priority resolver feeding encoded interrupt ID to CPU INT vector input. Use Value: Reduces software latency and eliminates polling overhead by delivering deterministic, hardware-resolved interrupt ranking. |
| Legacy System Interface | BCD Display Driver Support |
|
Use Scenario: Retrofitting modern microcontrollers into aging test equipment using original 74147-compatible signal paths. IC Role / Device Role / Timing Role: Pin-for-pin functional replacement for TTL 74147 in existing PCB layouts with minimal redesign. Use Value: Enables power-efficient CMOS operation while preserving board-level signal integrity and timing margins of legacy designs. |
Use Scenario: Driving multiplexed 7-segment LED displays in panel meters and instrumentation where BCD input simplifies segment decoding. IC Role / Device Role / Timing Role: BCD source feeding dedicated decoder/driver ICs (e.g., 74LS47) or microcontroller GPIO with BCD-aware firmware. Use Value: Eliminates software-based decimal-to-BCD conversion, freeing MCU cycles for real-time measurement processing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD40147BM | Same logic function and pinout, but in SOIC-16 package; MSL Level-1 rating; smaller footprint and surface-mount compatible | Used where PCB space is constrained or automated SMT assembly is required; not suitable for through-hole prototyping | Select CD40147BM for volume production on SMT lines; verify reflow profile compliance per Level-1-260°C spec |
| 74HC147 | High-speed CMOS variant; identical 10-to-4 priority encoding; operates at 2–6 V; faster tPD (~18 ns @ 5 V) but narrower VCC range | Preferred in battery-powered or low-voltage digital systems; lacks extended temperature range (–55°C to +125°C) | Choose 74HC147 for speed-critical 5 V systems with commercial temp requirements; avoid for extended industrial environments |
Compared with CD40147BM and 74HC147, the CD40147BEE4 provides the widest operating voltage (3–18 V) and full military-grade temperature support in a through-hole PDIP package - making it optimal for ruggedized, field-deployable, or legacy-replacement designs where layout change is prohibited.
Availability
CD40147BEE4 is available at Aetrix Electronics and suitable for industrial HMI panels, legacy test equipment upgrades, embedded interrupt management subsystems, and BCD-based display interfaces requiring stable component supply across long product lifecycles.
Supply support for CD40147BEE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic ICs, with decades of heritage in CMOS logic innovation and industrial reliability.
The CD40147BEE4 belongs to TI's CD4000B series of radiation-tolerant, wide-supply CMOS logic devices - engineered for robust operation in harsh environments including aerospace, energy infrastructure, and factory automation.
FAQ
What is the logic polarity of CD40147BEE4 inputs and outputs?
The CD40147BEE4 features active-high inputs (I0–I9) and active-low BCD outputs (O8, O4, O2, O1). When no input is asserted, all outputs remain high (logic 1). Input I9 has highest priority and forces output 1001 (active-low = 0110). This polarity allows direct connection to common-cathode displays and simplifies interface with TTL logic families.
Is CD40147BEE4 pin-compatible with the TTL 74147?
The CD40147BEE4 is functionally similar to the 74147 but requires pin 15 (O8) to be tied low for full compatibility, as noted in TI's SCHS102C datasheet. While pin count and assignment match, electrical characteristics differ: CD40147BEE4 uses CMOS thresholds and wider supply range (3–18 V), whereas 74147 is strictly 5 V TTL. Direct substitution may require level-shifting or pull-down adjustment.
What is the maximum propagation delay of CD40147BEE4 at 5 V?
Per TI's SCHS102C datasheet, the typical propagation delay (tPD) for CD40147BEE4 is 120 ns at VDD = 5 V and 25°C. Maximum delay is 300 ns under worst-case conditions (–55°C, VDD = 3 V). These values reflect worst-case combinatorial path from any input to any output, confirming suitability for sub-3 MHz encoding applications.
Does CD40147BEE4 require a clock signal to operate?
No, the CD40147BEE4 is a purely combinatorial logic device with no internal clock or memory elements. Encoding occurs asynchronously upon input state change. There is no setup/hold time requirement or clock domain dependency - making it ideal for event-driven systems like keyboard scanning or fault prioritization where deterministic latency matters.
Can CD40147BEE4 drive LEDs directly?
The CD40147BEE4 outputs are buffered CMOS with TTL-compatible sink current (≥ 4.2 mA at VDD = 5 V), sufficient to drive low-current LEDs (e.g., 2 mA @ 1.8 V forward voltage) with appropriate series resistors. However, for higher-brightness or multiplexed displays, a dedicated driver stage (e.g., ULN2003) is recommended to maintain output voltage margin and longevity.
CD40147BEE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Priority Encoder
- Circuit:
- 1 x 10:4
- Independent Circuits:
- 4
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
CD40147BEE4 FAQ
1.How can I place an order for CD40147BEE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD40147BEE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD40147BEE4 reliable?
The price and inventory of CD40147BEE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD40147BEE4 is usually 5 days.
3.What payment methods are accepted for CD40147BEE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD40147BEE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD40147BEE4?
CD40147BEE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD40147BEE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD40147BEE4?
For technical support, including CD40147BEE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD40147BEE4 requirements.
6.How does Aetrix verify that CD40147BEE4 is sourced from the original manufacturer or authorized distributors?
All CD40147BEE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD40147BEE4 meets industry standards.
7.What is the process for return or replacement of CD40147BEE4?
All CD40147BEE4 units undergo pre-shipment inspection (PSI). If there is an issue with CD40147BEE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD40147BEE4 part is unused and in its original packaging.
Return procedure for CD40147BEE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD40147BEE4 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
