Texas Instruments CD40147BEG4
- Part No.:
- CD40147BEG4
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
CD40147BEG4.pdf
- Description:
- IC PRIORITY ENCOD 10 X 1:4 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,669
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD40147BEG4 from Texas Instruments is a CMOS 10-line-to-4-line priority encoder IC that converts active-high decimal inputs (0–9) into active-low BCD outputs (8, 4, 2, 1), with line 9 assigned highest priority. It operates over –55°C to +125°C, features buffered TTL-compatible outputs (driving one LSTTL load), and outputs all-high (VSS) when no input is asserted. Used in keyboard encoding and digital control panels requiring priority resolution.
For engineers reviewing the CD40147BEG4 datasheet, CD40147BEG4 pinout, CD40147BEG4 application, or CD40147BEG4 equivalent, key selection considerations include priority encoding behavior, active-low BCD output polarity, PDIP-16 package compatibility, and direct functional alignment with TTL 74147 when pin 15 is grounded.
Technical Context
The CD40147BEG4 implements combinational priority logic where only the highest-numbered asserted input (0–9) determines the BCD output; lower-priority inputs are masked. Its internal structure uses NAND-based decoding with active-low outputs and open-drain-compatible drive capability.
All ten inputs are individually buffered, and the four BCD outputs are actively driven low or pulled high via internal pull-ups to VSS - not VDD - resulting in true active-low logic levels. Input thresholds are CMOS-compatible (VIL ≤ 0.3VDD, VIH ≥ 0.7VDD), ensuring noise immunity across supply voltages from 3V to 18V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Encoding Type | Priority encoder: only highest-active input (9 = highest) determines output; prevents multiple-input conflict |
| Input Count / Output Format | 10 active-high inputs (I0–I9); 4-bit active-low BCD output (O8, O4, O2, O1) |
| Supply Voltage Range | 3V to 18V DC - supports wide-voltage industrial and legacy systems without level-shifting |
| Output Drive Capability | One low-power Schottky TTL load per output - interoperable with 74LS/74ALS families |
| Operating Temperature | –55°C to +125°C - qualified for extended industrial and automotive under-hood environments |
| Logic Family | CMOS - provides high noise margin, low static power, and rail-to-rail input voltage tolerance |
Pinout & Package
CD40147BEG4 is supplied in a 16-pin plastic dual-in-line package (PDIP-N), with 0.3-inch body width and through-hole mounting. Pin spacing is 0.1 inch; lead finish is NiPdAu (NIPDAU).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 9, 10, 11 | Input lines I0–I9 | Active-high decimal inputs; I9 has highest priority; unasserted = logic 0 (VSS) |
| 12, 13, 14, 15 | BCD outputs O8, O4, O2, O1 | Active-low outputs; all high (VSS) when no input asserted; O8 = MSB |
| 8 | VSS | Ground reference for logic and output pull-downs; all outputs sink to this node |
| 16 | VDD | Positive supply rail (3–18V); powers internal logic and output drivers |
Key Features
| Feature | Design Value |
|---|---|
| Priority encoding resolution | Guarantees single-output response even when multiple inputs are simultaneously active - eliminates bus contention in shared-key applications |
| Active-low BCD output | Direct interface to common cathode LED displays or active-low enable logic without external inverters |
| TTL-compatible drive | Eliminates need for buffer stages when interfacing with legacy 74-series logic in mixed-technology systems |
| Wide supply range (3–18V) | Enables use in battery-powered, 5V, and 12V industrial control systems without external regulators |
Applications
| Keyboard Encoder Interface | Industrial Control Panel |
|---|---|
Use Scenario: Matrix keypad scanning in embedded controllers where multiple keys may be pressed simultaneously. IC Role / Device Role / Timing Role: Priority encoder resolving keypress conflicts by selecting only the highest-numbered key (e.g., '9' overrides '5'). Use Value: Prevents ambiguous scan codes and ensures deterministic input handling without firmware debouncing overhead. | Use Scenario: Front-panel switch bank on programmable logic controllers (PLCs) with decimal input selection. IC Role / Device Role / Timing Role: Translates mechanical switch closures (0–9) into BCD for microcontroller GPIO or parallel ADC input. Use Value: Reduces required MCU I/O count from 10 to 4 lines while maintaining human-readable decimal addressing. |
| Legacy System Upgrade | Test Equipment Selector |
Use Scenario: Replacing obsolete TTL 74147 in repair or redesign of vintage test gear operating at 12V. IC Role / Device Role / Timing Role: Drop-in functional replacement when pin 15 is tied low; matches 74147 truth table and timing. Use Value: Enables long-term support using modern CMOS process with lower power and wider voltage tolerance. | Use Scenario: Channel or range selection in multimeters and signal generators with rotary decimal switches. IC Role / Device Role / Timing Role: Converts switch position (0–9) to BCD for digital display driver or FPGA address decoding. Use Value: Provides glitch-free encoding during switch transition due to priority architecture - avoids transient invalid codes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD40147BM | Same die, SOIC-16 package; no through-hole mounting; MSL Level-1 reflow rating | Preferred for surface-mount production; requires PCB redesign from PDIP footprint | Select CD40147BM for automated assembly; CD40147BEG4 remains optimal for prototyping, repair, or through-hole legacy systems |
| SN74LS147N | TTL family; 4.75–5.25V only; higher quiescent current; pin 15 unused (not tied) | Requires 5V-only supply; incompatible with 3V or 12V operation; no direct drop-in due to voltage and logic threshold mismatch | Choose SN74LS147N only in pure 5V TTL systems where CMOS advantages are unnecessary |
Compared with CD40147BM and SN74LS147N, the CD40147BEG4 uniquely combines through-hole PDIP packaging, 3–18V operation, and guaranteed priority encoding - making it the sole option for ruggedized, multi-voltage, hand-soldered, or legacy-replacement use cases.
Availability
CD40147BEG4 is available at Aetrix Electronics and suitable for keyboard interfaces, industrial control panels, legacy system upgrades, and test equipment selectors requiring stable component supply and long-lifecycle availability.
Supply support for CD40147BEG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and logic solutions with emphasis on reliability, longevity, and industrial-grade qualification.
The CD40147BEG4 belongs to TI's legacy CMOS logic portfolio, designed specifically for robust, wide-supply-voltage digital encoding in harsh environments and long-lifecycle industrial systems.
FAQ
What is the function of pin 15 on the CD40147BEG4?
Pin 15 on the CD40147BEG4 is the enable input. When tied low (VSS), the CD40147BEG4 operates normally as a priority encoder. Leaving it floating or high disables encoding - all outputs remain high. This pin allows functional alignment with TTL 74147, which lacks an enable but shares identical truth table behavior when pin 15 is grounded.
Does the CD40147BEG4 support 3.3V logic systems?
Yes, the CD40147BEG4 supports 3.3V operation within its specified 3V to 18V supply range. Input thresholds scale with VDD (VIL ≤ 0.3VDD, VIH ≥ 0.7VDD), so at 3.3V, valid logic low is ≤0.99V and logic high is ≥2.31V - compatible with standard 3.3V CMOS and LVTTL outputs.
How does the CD40147BEG4 handle simultaneous input assertions?
The CD40147BEG4 resolves simultaneous input assertions using hardwired priority logic: only the highest-numbered active input (I9 > I8 > … > I0) determines the BCD output. Lower-priority inputs are fully masked - no arbitration delay or metastability occurs, ensuring deterministic, glitch-free encoding critical for real-time control.
Is the CD40147BEG4 pin-compatible with the SN74HC147?
No, the CD40147BEG4 is not pin-compatible with SN74HC147. While both are 10-to-4 priority encoders, SN74HC147 uses active-low inputs and active-high outputs, whereas CD40147BEG4 uses active-high inputs and active-low outputs. Their pinouts differ: SN74HC147 places VCC at pin 16 and GND at pin 8, opposite to CD40147BEG4's VDD (pin 16) and VSS (pin 8) arrangement.
What is the maximum output sink current per pin on the CD40147BEG4?
The CD40147BEG4 output stage is rated to drive one low-power Schottky TTL load, defined as 0.4mA sink current at VO = 0.4V (VDD = 5V). At higher supply voltages (e.g., 12V), sink capability increases slightly due to higher internal drive strength, but design margin should maintain ≤0.4mA for guaranteed TTL compatibility and thermal safety.
CD40147BEG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Type:
- Priority Encoder
- Circuit:
- 1 x 10:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
CD40147BEG4 FAQ
1.How can I place an order for CD40147BEG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD40147BEG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD40147BEG4 reliable?
The price and inventory of CD40147BEG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD40147BEG4 is usually 5 days.
3.What payment methods are accepted for CD40147BEG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD40147BEG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD40147BEG4?
CD40147BEG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD40147BEG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD40147BEG4?
For technical support, including CD40147BEG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD40147BEG4 requirements.
6.How does Aetrix verify that CD40147BEG4 is sourced from the original manufacturer or authorized distributors?
All CD40147BEG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD40147BEG4 meets industry standards.
7.What is the process for return or replacement of CD40147BEG4?
All CD40147BEG4 units undergo pre-shipment inspection (PSI). If there is an issue with CD40147BEG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD40147BEG4 part is unused and in its original packaging.
Return procedure for CD40147BEG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD40147BEG4 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

