Texas Instruments CD40147BM
- Part No.:
- CD40147BM
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD40147BM.pdf
- Description:
- IC PRIORITY ENCOD 1X10:4 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:488
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD40147BM from Texas Instruments is a CMOS 10-line-to-4-line priority encoder IC that converts active-high decimal inputs (0–9) into active-low BCD outputs (8, 4, 2, 1), with input line 9 assigned highest priority. It operates over –55°C to +125°C, features buffered TTL-compatible outputs (driving one LSTTL load), and exhibits logic-1 output state (VSS) when all inputs are low. Used in keyboard encoding and interrupt prioritization circuits where deterministic highest-priority resolution is required.
For engineers reviewing the CD40147BM datasheet, CD40147BM pinout, CD40147BM application, or CD40147BM equivalent, key selection considerations include its priority encoding behavior, active-low BCD output polarity, SOIC-16 package compatibility, and functional equivalence to TTL 74147 when pin 15 is grounded - critical for legacy system upgrades and mixed-technology interface design.
Technical Context
The CD40147BM implements a fixed-priority combinational logic encoder with no internal latching or clocking; encoding occurs asynchronously on input state change. Its priority resolution ensures only the highest-numbered asserted input (0–9) determines the BCD output, suppressing lower-priority assertions regardless of simultaneous activation.
All ten inputs and four outputs are fully buffered with CMOS-level drive strength and TTL-compatible voltage thresholds. Output logic levels are active-low: '0' = VDD, '1' = VSS; thus, unasserted (all-inputs-low) condition yields 1111BCD at outputs - a defined idle state distinct from encoded zero (0000BCD).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Encoding Type | Priority encoder: resolves only highest-active input (line 9 highest priority); eliminates need for external arbitration logic. |
| Input/Output Count | 10 active-high inputs (I0–I9), 4 active-low BCD outputs (O8, O4, O2, O1); supports direct connection to pull-up resistors or TTL inputs. |
| Supply Voltage Range | 3 V to 18 V DC: enables operation across battery-powered, industrial, and legacy 5 V/15 V systems without level-shifting. |
| Output Drive Capability | Drives one low-power Schottky TTL load per output: sufficient for direct interfacing with 74LS/74ALS families without buffers. |
| Operating Temperature | –55°C to +125°C: qualified for extended industrial, automotive under-hood, and military-grade applications. |
| Package Type | SOIC-16 (D suffix): 16-pin small-outline integrated circuit with 1.27 mm pitch; compatible with standard surface-mount reflow profiles (MSL Level-1). |
Pinout & Package
CD40147BM is housed in a 16-pin SOIC (Small Outline Integrated Circuit) package (TI package code D), measuring 10.3 mm × 5.3 mm × 1.75 mm, with gull-wing leads and 1.27 mm pitch. The package is RoHS-compliant, lead-finished with NiPdAu, and rated MSL Level-1 (unlimited floor life at ≤30°C/60% RH).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (I0) | Decimal input 0 | Active-high data input; lowest priority in priority chain; tied high to assert digit '0'. |
| 2 (I1) | Decimal input 1 | Active-high data input; second-lowest priority; used in keypad row/column decoding. |
| 3 (I2) | Decimal input 2 | Active-high data input; third priority; requires no external pull-down when unused. |
| 4 (I3) | Decimal input 3 | Active-high data input; fourth priority; shares same electrical characteristics as I0–I9. |
| 5 (I4) | Decimal input 4 | Active-high data input; fifth priority; internally terminated with CMOS input structure (high Z, low leakage). |
| 6 (I5) | Decimal input 5 | Active-high data input; sixth priority; compatible with open-collector or microcontroller GPIO sourcing. |
| 7 (I6) | Decimal input 6 | Active-high data input; seventh priority; no hysteresis - requires clean signal edges. |
| 8 (I7) | Decimal input 7 | Active-high data input; eighth priority; directly interfaces with mechanical switch contacts via RC debounce. |
| 9 (I8) | Decimal input 8 | Active-high data input; ninth priority; shares identical timing and voltage thresholds with all inputs. |
| 10 (I9) | Decimal input 9 | Active-high data input; highest priority; dominates all other inputs when asserted. |
| 11 (VSS) | Ground | CMOS substrate and output reference; must be connected to system ground plane for noise immunity. |
| 12 (O1) | BCD output bit 1 | Active-low least-significant BCD bit; sinks current when encoding odd digits (1,3,5,7,9). |
| 13 (O2) | BCD output bit 2 | Active-low BCD bit 2; low during digits 2–3, 6–7; used with O1 for binary-coded decimal decoding. |
| 14 (O4) | BCD output bit 4 | Active-low BCD bit 4; low during digits 4–7; provides MSB of lower nibble in BCD representation. |
| 15 (NC) | No connect | Internally unused pin; must remain floating or grounded per TI recommendation to avoid noise coupling. |
| 16 (VDD) | Positive supply | CMOS power rail; accepts 3–18 V; decoupling capacitor (0.1 µF) required within 10 mm of this pin. |
Key Features
| Feature | Design Value |
|---|---|
| Priority encoding logic | Guarantees single-output resolution even with multiple simultaneous inputs - eliminates race conditions in interrupt controllers. |
| Active-low BCD outputs | Directly interfaces with 74LS/74ALS decoder inputs without inverters; simplifies glue logic in legacy digital systems. |
| Wide supply range (3–18 V) | Supports both modern low-voltage microcontrollers and legacy 15 V industrial control rails in same design. |
| Buffered TTL-compatible outputs | Eliminates need for external drivers when interfacing with standard LS-TTL logic families. |
| Defined idle-state output (1111) | Outputs go high (VSS) when no input is active - provides unambiguous "no key pressed" detection in keyboard matrices. |
Applications
| Keyboard Encoding | Interrupt Prioritization |
|---|---|
Use Scenario: Matrix keypad scanning in industrial HMI panels where mechanical switch bounce and simultaneous keypresses occur. IC Role / Device Role / Timing Role: Priority encoder resolving highest-pressed key into BCD for microcontroller input; operates asynchronously with no clock dependency. Use Value: Ensures deterministic key capture without firmware arbitration; reduces CPU polling overhead and eliminates ambiguous multi-key states. | Use Scenario: Hardware-based interrupt request ranking in embedded controllers managing multiple sensors and actuators. IC Role / Device Role / Timing Role: Real-time priority resolver mapping up to 10 interrupt sources to 4-bit vector address lines feeding an MCU's interrupt controller. Use Value: Offloads priority logic from software; guarantees sub-microsecond response to highest-priority event without CPU intervention. |
| Legacy System Interface | Digital Panel Meter Input |
Use Scenario: Retrofitting TTL-based instrumentation with CMOS logic while retaining existing 74147-compatible PCB layouts. IC Role / Device Role / Timing Role: Pin-compatible functional replacement for 74147 when pin 15 is grounded; maintains identical truth table and timing behavior. Use Value: Enables power savings and extended temperature operation without board redesign or firmware changes. | Use Scenario: Converting discrete switch settings (e.g., range selection, mode configuration) into BCD values for LED driver ICs in test equipment. IC Role / Device Role / Timing Role: Static encoding element translating front-panel DIP switch or rotary encoder positions into numeric display codes. Use Value: Provides glitch-free, bounce-immune encoding with no software debounce required; supports direct connection to 7-segment decoder inputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD40147BE | Same die, PDIP-16 package (N suffix); wider body, through-hole mounting; higher thermal resistance (θJA ≈ 100°C/W vs. 85°C/W for SOIC). | Suitable for prototyping, breadboarding, or legacy through-hole production; not suitable for high-density SMT assemblies. | Select CD40147BE for hand-soldered evaluation or repair of older PCBs; choose CD40147BM for automated SMT manufacturing and space-constrained designs. |
| 74HC147 | High-speed CMOS variant; 2–6 V supply range only; outputs active-low but lack defined idle state (all inputs low → high-impedance or undefined). | Requires external pull-ups and additional logic to replicate CD40147BM's 1111 idle output; incompatible with 12/15 V systems. | Use 74HC147 only in 3.3 V/5 V systems with added interface circuitry; CD40147BM remains preferred for wide-VDD, guaranteed idle state, and industrial temp range. |
Compared with CD40147BE and 74HC147, the CD40147BM uniquely combines SOIC-16 packaging, –55°C to +125°C operation, guaranteed 1111 idle output, and 3–18 V flexibility - making it the optimal choice for ruggedized, mixed-voltage, and high-reliability priority encoding where layout density and thermal performance matter.
Availability
CD40147BM is available at Aetrix Electronics and suitable for industrial control panels, legacy system upgrades, and embedded interrupt management requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for CD40147BM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.
The CD40147BM belongs to TI's legacy CMOS 4000-series logic family, designed specifically for robust, low-power, wide-supply-voltage digital interfacing in harsh environments and mixed-technology systems.
FAQ
What is the function of pin 15 on the CD40147BM?
Pin 15 on the CD40147BM is a no-connect (NC) terminal. Texas Instruments specifies it as internally unused; it must remain unconnected or grounded per design guidelines to prevent noise coupling into the IC. Unlike the TTL 74147, the CD40147BM does not require pin 15 to be tied low for functional equivalence - that requirement applies only when emulating 74147 behavior in mixed-technology systems, not to the CD40147BM's native operation.
Does the CD40147BM support 3.3 V operation?
Yes, the CD40147BM supports 3.3 V operation within its specified 3 V to 18 V supply range. At 3.3 V, it meets all AC and DC parametric limits in the datasheet, including propagation delay (typically 120 ns max), output drive capability, and input threshold compatibility. This makes the CD40147BM suitable for mixed-voltage systems interfacing with 3.3 V microcontrollers while retaining full functionality - unlike 74HC-series encoders limited to 2–6 V.
How does the CD40147BM handle multiple simultaneous inputs?
The CD40147BM resolves multiple simultaneous inputs using fixed hardware priority: input I9 has highest priority, followed by I8 down to I0. When two or more inputs are high, only the highest-numbered active input determines the BCD output; lower-priority inputs are ignored. This priority encoding is implemented in combinational logic with no clocks or latches, ensuring deterministic, race-free output generation - a core feature confirmed in the Harris/TI datasheet truth table and functional description.
What is the output state of the CD40147BM when all inputs are low?
When all ten inputs (I0–I9) are low, the CD40147BM drives all four BCD outputs (O8, O4, O2, O1) to logic high (VSS), resulting in the 1111BCD state. This defined idle output is explicitly documented in the datasheet and distinguishes the CD40147BM from non-priority encoders or variants lacking guaranteed quiescent behavior - enabling reliable "no key pressed" or "no interrupt pending" detection in real-world systems.
Is the CD40147BM pin-compatible with the 74147 TTL encoder?
The CD40147BM is not pin-compatible with the 74147 due to differing pinouts: 74147 uses a 16-pin package but assigns VCC to pin 16 and GND to pin 8, whereas CD40147BM places VDD at pin 16 and VSS at pin 11. However, the CD40147BM is functionally equivalent to the 74147 when pin 15 is grounded - matching truth tables and active-low BCD output behavior - making it a drop-in functional replacement in many designs with minor PCB modification.
CD40147BM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Priority Encoder
- Circuit:
- 1 x 10:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD40147BM FAQ
1.How can I place an order for CD40147BM through Aetrix?
Please submit a Request for Quotation (RFQ) for CD40147BM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD40147BM reliable?
The price and inventory of CD40147BM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD40147BM is usually 5 days.
3.What payment methods are accepted for CD40147BM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD40147BM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD40147BM?
CD40147BM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD40147BM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD40147BM?
For technical support, including CD40147BM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD40147BM requirements.
6.How does Aetrix verify that CD40147BM is sourced from the original manufacturer or authorized distributors?
All CD40147BM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD40147BM meets industry standards.
7.What is the process for return or replacement of CD40147BM?
All CD40147BM units undergo pre-shipment inspection (PSI). If there is an issue with CD40147BM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD40147BM part is unused and in its original packaging.
Return procedure for CD40147BM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD40147BM Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
