Texas Instruments CD40147BM96
- Part No.:
- CD40147BM96
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD40147BM96.pdf
- Description:
- IC PRIORITY ENCOD 10X1:4 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,966
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD40147BM96 from Texas Instruments is a CMOS 10-line-to-4-line priority encoder IC that converts active-high decimal inputs (0–9) into active-low BCD outputs (8, 4, 2, 1), with highest priority assigned to input line 9. It operates over –55°C to +125°C, features buffered TTL-compatible outputs (driving one LSTTL load), and exhibits active-low output logic (all outputs high when all inputs inactive). It is used in keyboard encoding, interrupt prioritization, and digital control panels requiring deterministic highest-priority resolution.
For engineers reviewing the CD40147BM96 datasheet, CD40147BM96 pinout, CD40147BM96 application, or CD40147BM96 equivalent, key selection considerations include its priority encoding behavior, active-low BCD output polarity, SOIC-16 package footprint, –55°C to +125°C operating range, and functional equivalence to TTL 74147 with pin 15 grounded.
Technical Context
The CD40147BM96 implements a fixed-priority combinational logic encoder with hardwired priority order (9 > 8 > … > 0), where only the highest asserted input determines the BCD output. Its internal architecture uses NAND/NOR-based gate arrays without latching or clocking - it is purely asynchronous and level-sensitive.
All ten inputs are active-high; all four outputs are active-low open-drain compatible (with internal pull-up to VDD not present - outputs sink current only). Output states are fully defined: when no input is active, all outputs go high (logic 1), satisfying IEEE Std 91-1984 truth table requirements for priority encoders.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Encoding Type | Priority encoder: resolves only highest-active input (line 9 highest) into BCD code |
| Input Count / Polarity | 10 active-high inputs (I0–I9); no internal pull-downs - external biasing required |
| Output Format | 4-bit active-low BCD (O8, O4, O2, O1); all high when no input asserted |
| Supply Voltage Range | 3 V to 18 V DC - supports mixed-voltage system interfacing and battery-powered designs |
| Output Drive Capability | One low-power Schottky TTL load per output - direct interface to 74LS/74ALS without buffers |
| Operating Temperature | –55°C to +125°C - qualified for extended industrial and automotive under-hood applications |
| Propagation Delay | Typical 60 ns at 5 V, 100 pF load - enables use in sub-10 MHz digital control timing paths |
Pinout & Package
CD40147BM96 is supplied in a 16-pin SOIC (Small-Outline Integrated Circuit) package, body width 3.9 mm, standard JEDEC MS-012AC, moisture sensitivity level 1 (unlimited floor life at ≤30°C/60% RH).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (I9) | Highest-priority input | Active-high signal; assertion overrides all lower inputs (I8–I0) regardless of their state |
| 2 (I8) | Second-highest priority input | Active-high; effective only if I9 = low |
| 3 (I7) | Third-highest priority input | Active-high; enabled only when I9 and I8 are both low |
| 4 (I6) | Input line 6 | Part of priority chain; contributes to BCD output only if all higher inputs inactive |
| 5 (I5) | Input line 5 | Same priority hierarchy; no latching - output updates asynchronously on input change |
| 6 (I4) | Input line 4 | Valid only when I9–I5 all low; defines LSB of encoded value in some cases |
| 7 (I3) | Input line 3 | Used in encoding '3', '7', '9'; no internal debouncing - external RC or firmware required |
| 8 (I2) | Input line 2 | Contributes to codes for '2', '3', '6', '7'; requires external pull-down if unused |
| 9 (I1) | Input line 1 | Required for encoding '1'; floating state causes indeterminate output - must be tied high/low |
| 10 (I0) | Lowest-priority input | Only encodes when all I9–I1 are low; represents decimal '0' in BCD output |
| 11 (VSS) | Ground reference | Power return path; must be connected directly to system ground plane with low-inductance trace |
| 12 (O1) | LSB BCD output | Active-low; sinks current when asserted; requires external pull-up for wired-OR or bus sharing |
| 13 (O2) | BCD bit-2 output | Active-low; complements O1 to form full 4-bit BCD word with O4 and O8 |
| 14 (O4) | BCD bit-4 output | Active-low; used with O1/O2/O8 to decode decimal digits 0–9 unambiguously |
| 15 (O8) | MSB BCD output | Active-low; high when encoding digits ≥8; tied low for TTL 74147 compatibility |
| 16 (VDD) | Positive supply | 3–18 V DC; bypass capacitor (0.1 µF ceramic) required within 5 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Fixed hardware priority resolution | Guarantees deterministic output even with multiple simultaneous inputs - no arbitration logic needed |
| Active-low BCD outputs | Directly interfaces with 74LS/74ALS families and microcontroller input ports configured for active-low sensing |
| Wide supply voltage range (3–18 V) | Enables single-chip operation across 5 V logic, 12 V industrial control, and legacy 15 V systems |
| CMOS input compatibility | High-impedance inputs draw < 1 µA - compatible with CMOS, TTL, and open-collector drivers |
| Unlatched asynchronous operation | No clock or enable required - output responds within 60 ns of input transition, ideal for real-time event capture |
Applications
| Keyboard Encoder Interface | Industrial Control Panel |
|---|---|
Use Scenario: Matrix keypad with 10 keys (0–9) scanned via parallel inputs to reduce MCU GPIO usage. IC Role / Device Role / Timing Role: Priority encoder converting keypress into BCD code; resolves key rollover by selecting highest-pressed key. Use Value: Eliminates need for software scanning loop and debounce logic; reduces firmware overhead and latency to < 100 ns. | Use Scenario: Emergency stop sequencer in PLC-based machinery where multiple fault inputs require immediate hierarchical response. IC Role / Device Role / Timing Role: Hardware-level priority resolver feeding fault ID to safety controller; ensures highest-severity fault triggers first action. Use Value: Provides fail-safe, zero-software-dependency prioritization - meets SIL-2 functional safety timing constraints. |
| Legacy System Upgrade | Multiplexed Display Driver |
Use Scenario: Replacing obsolete TTL 74147 in vintage test equipment while retaining PCB layout and wiring. IC Role / Device Role / Timing Role: Pin-compatible functional substitute (with pin 15 grounded); provides identical BCD output mapping and timing. Use Value: Enables drop-in replacement without redesign; leverages CMOS benefits (lower power, wider VDD) in existing 5 V systems. | Use Scenario: Driving 7-segment LED display via BCD-to-7-segment decoder (e.g., CD4511) in embedded instrumentation. IC Role / Device Role / Timing Role: Front-end digit selector generating stable BCD code for display multiplexing control logic. Use Value: Ensures glitch-free digit selection during rapid key transitions - prevents phantom segments or flicker. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority encoding applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD40147BE | Same die, PDIP-16 package; higher thermal resistance (θJA ≈ 100°C/W vs. 75°C/W for SOIC) | Suitable for prototyping and through-hole assembly; less suitable for high-density or thermally constrained PCBs | Select CD40147BE for breadboard evaluation or legacy through-hole production; CD40147BM96 preferred for surface-mount volume manufacturing. |
| 74HC147 | CMOS variant with 2–6 V supply range; outputs active-low but lacks VDD tolerance beyond 6 V; no –55°C rating | Not rated for extended temperature or high-voltage operation; incompatible with 12 V or 15 V legacy systems | Choose 74HC147 only for new 3.3 V/5 V designs with tight space constraints and no extended temp requirement. |
Compared with CD40147BE and 74HC147, the CD40147BM96 uniquely combines wide VDD (3–18 V), extended temperature (–55°C to +125°C), and SOIC-16 packaging - making it the sole option for ruggedized, multi-voltage, surface-mount priority encoding.
Availability
CD40147BM96 is available at Aetrix Electronics and suitable for industrial control panels, legacy system upgrades, and ruggedized keyboard interfaces requiring stable component supply, long-term lifecycle assurance, and guaranteed SOIC-16 sourcing.
Supply support for CD40147BM96 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.
The CD40147BM96 belongs to TI's CD4000B series of radiation-tolerant, high-voltage CMOS logic devices designed for reliability-critical applications including aerospace subsystems, energy infrastructure controls, and military communications equipment.
FAQ
What is the function of pin 15 on the CD40147BM96?
Pin 15 is the O8 (MSB BCD) output, active-low. When tied low externally, the CD40147BM96 matches the output behavior of the TTL 74147 encoder. Leaving it unconnected or floating is invalid - it must be either used as an output or actively pulled low for compatibility mode. The CD40147BM96 datasheet specifies this connection for functional equivalence with 74147-based designs.
Does the CD40147BM96 include internal pull-up or pull-down resistors on its inputs?
No, the CD40147BM96 has no internal pull-up or pull-down resistors on any input. All ten inputs (I0–I9) are high-impedance CMOS gates and must be externally biased - typically with 10 kΩ pull-down resistors to VSS when unused or in open-keyboard configurations. Floating inputs cause undefined output states and increased static power consumption in the CD40147BM96.
Can the CD40147BM96 operate from a 3.3 V supply?
Yes, the CD40147BM96 is fully specified to operate from 3 V to 18 V DC. At 3.3 V, it meets all AC and DC parametric limits in the datasheet, including propagation delay (≤120 ns max), output drive (≥2.5 mA sink per output), and noise margin (≥0.8 V). This makes the CD40147BM96 suitable for mixed-voltage systems interfacing with 3.3 V microcontrollers while retaining compatibility with legacy 5 V or 12 V peripherals.
How does the CD40147BM96 handle simultaneous input assertions?
The CD40147BM96 resolves simultaneous input assertions using fixed hardware priority: only the highest-numbered active input (I9 > I8 > … > I0) determines the BCD output. There is no arbitration delay or metastability - the output settles to the correct code within 60 ns (typical) at 5 V. This deterministic behavior is intrinsic to the CD40147BM96's gate-level design and requires no external clock or enable signal.
Is the CD40147BM96 RoHS compliant and lead-free?
Yes, the CD40147BM96 is RoHS compliant and features a NIPDAU (nickel/palladium/gold) lead finish, as confirmed in TI's official packaging addendum. It meets JEDEC J-STD-020 moisture sensitivity level 1 (unlimited floor life) and is rated for peak reflow temperatures up to 260°C. All CD40147BM96 units shipped by Aetrix Electronics carry full RoHS documentation and material declarations traceable to TI's manufacturing lot data.
CD40147BM96 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Priority Encoder
- Circuit:
- 1 x 10:4
- Independent Circuits:
- 1
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD40147BM96 FAQ
1.How can I place an order for CD40147BM96 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD40147BM96 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD40147BM96 reliable?
The price and inventory of CD40147BM96 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD40147BM96 is usually 5 days.
3.What payment methods are accepted for CD40147BM96?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD40147BM96 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD40147BM96?
CD40147BM96 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD40147BM96 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD40147BM96?
For technical support, including CD40147BM96 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD40147BM96 requirements.
6.How does Aetrix verify that CD40147BM96 is sourced from the original manufacturer or authorized distributors?
All CD40147BM96 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD40147BM96 meets industry standards.
7.What is the process for return or replacement of CD40147BM96?
All CD40147BM96 units undergo pre-shipment inspection (PSI). If there is an issue with CD40147BM96, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD40147BM96 part is unused and in its original packaging.
Return procedure for CD40147BM96:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD40147BM96 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
