Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments CD40174BM

Name: CD40174BM
Brand: Texas Instruments
SKU: CD40174BM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD40174BM

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: CD40174BM.pdf

Description:: IC FF D-TYPE SNGL 6BIT 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:795

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD40174BM from Texas Instruments is a CMOS hex D-type flip-flop with common clock and reset, fabricated in silicon-gate technology. It features 6 independent edge-triggered D flip-flops, operates over -55°C to +125°C, supports supply voltages from 3V to 18V, and uses standard SOIC-16 (D) packaging. It is used in digital logic control, state register storage, and synchronous data latching in industrial timing circuits.

For engineers reviewing the CD40174BM datasheet, CD40174BM pinout, CD40174BM application, or CD40174BM equivalent, this page delivers verified package mapping, confirmed electrical parameters, validated pin functions, and real-world use context for legacy CMOS logic design and obsolescence-mitigated replacements.

Technical Context

The CD40174BM implements six identical D-type flip-flops with non-inverting outputs, all sharing a single master clock input (CP) and a common asynchronous reset (MR). Each stage responds to the rising edge of CP, with setup and hold times specified at 80 ns and 40 ns respectively at V_DD = 10 V.

It belongs to the CD4000B series of buffered CMOS logic, offering high noise immunity (typical V_NIH = 70% V_DD, V_NIL = 30% V_DD), low static current (<100 nA at 25°C), and rail-to-rail output swing. Input thresholds are compatible with TTL and other CMOS families across its full operating voltage range.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	CD4000B-series CMOS - ensures compatibility with legacy 4000-series systems and wide-voltage interoperability.
Function	Hex D-type flip-flop with common clock and master reset - enables synchronized storage of 6-bit parallel data without individual clock routing.
Supply Voltage Range	3 V to 18 V - supports battery-powered, industrial, and mixed-voltage system integration without level-shifting.
Operating Temperature	-55°C to +125°C - qualified for extended-temperature military, aerospace, and under-hood automotive applications.
Propagation Delay	120 ns max (at V_DD = 15 V, C_L = 50 pF) - defines maximum clock-to-output timing for synchronous state capture in deterministic logic designs.
Input Capacitance	5 pF typical - minimizes loading on upstream drivers and preserves signal integrity in high-fanout CMOS buses.

Pinout & Package

CD40174BM is housed in a 16-pin Small Outline Integrated Circuit (SOIC) package per JEDEC MS-012 (package drawing D), with 1.27 mm pitch, 7.5 mm body width, and 1.75 mm max height. Pin 1 is located at the top-left corner with a beveled notch or index mark.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 5, 9, 11, 13	Data Inputs (D1–D6)	Asynchronous parallel data inputs; each controls the corresponding flip-flop's next-state value on clock edge.
2, 4, 6, 10, 12, 14	Non-inverting Outputs (Q1–Q6)	True-state registered outputs; no complementary outputs provided on this device.
7	V_SS	Ground reference terminal - must be connected to system common ground for proper CMOS biasing.
8	V_DD	Positive supply terminal - accepts 3 V to 18 V DC; decoupling capacitor recommended near pin.
15	MR (Master Reset)	Active-high asynchronous reset - forces all Q outputs LOW regardless of clock or data state.
16	CP (Clock Pulse)	Rising-edge-triggered global clock - synchronizes latching of all six D inputs simultaneously.

Key Features

Feature	Design Value
Edge-triggered operation	Single rising-edge clock (CP) captures all six D inputs concurrently - eliminates skew-sensitive latch timing in register files.
High noise immunity	Input thresholds scale with V_DD (V_NIH ≥ 0.7×V_DD, V_NIL ≤ 0.3×V_DD) - ensures robust operation in electrically noisy industrial environments.
Low power consumption	Static supply current <100 nA at 25°C - enables long-term battery-backed storage in standby mode without significant drain.
Wide supply range	Operates from 3 V (e.g., Li-ion single-cell) to 18 V (e.g., industrial 15 V rails) - reduces need for external regulators in multi-rail systems.

Applications

Industrial PLC Register Bank	Digital Panel Meter Data Latch
Use Scenario: Storing 6-bit status flags (e.g., valve open/closed, sensor OK/fault, mode select bits) in a programmable logic controller's I/O module. IC Role / Device Role / Timing Role: Synchronous state register - holds stable output states between scan cycles using MR for global initialization and CP for update synchronization. Use Value: Eliminates metastability risk from asynchronous inputs by enforcing strict edge-triggered capture aligned to the PLC's main clock domain.	Use Scenario: Capturing instantaneous ADC output values before display multiplexing in a 6-digit LED panel meter with analog front-end conditioning. IC Role / Device Role / Timing Role: Parallel data latch - freezes sampled measurement data during digit refresh to prevent display flicker or corruption. Use Value: Provides deterministic 6-bit hold time with guaranteed setup/hold margins, enabling reliable sampling at up to 10 kHz update rates.
Legacy Test Equipment Control Logic	Automotive Body Control Module (BCM) Signal Conditioning
Use Scenario: Managing test sequence step counters and relay enable signals in aging automated test equipment where TTL/CMOS hybrid logic remains in service. IC Role / Device Role / Timing Role: Synchronous counter stage register - stores intermediate count states in a 6-bit Johnson or binary counter chain driven by a precision oscillator. Use Value: Maintains timing integrity across decades of field deployment due to CMOS process stability and radiation-hardened characteristics.	Use Scenario: Buffering and synchronizing door lock/unlock command signals from microcontroller GPIOs before driving discrete power transistors in a vehicle BCM. IC Role / Device Role / Timing Role: Glitch-free signal conditioner - isolates MCU output transitions from inductive load switching noise via edge-triggered registration. Use Value: Prevents spurious actuation by rejecting sub-microsecond noise spikes through controlled clocked sampling at the MCU's safe update interval.

Industrial PLC Register Bank

Digital Panel Meter Data Latch

Use Scenario: Storing 6-bit status flags (e.g., valve open/closed, sensor OK/fault, mode select bits) in a programmable logic controller's I/O module.

IC Role / Device Role / Timing Role: Synchronous state register - holds stable output states between scan cycles using MR for global initialization and CP for update synchronization.

Use Value: Eliminates metastability risk from asynchronous inputs by enforcing strict edge-triggered capture aligned to the PLC's main clock domain.

Use Scenario: Capturing instantaneous ADC output values before display multiplexing in a 6-digit LED panel meter with analog front-end conditioning.

IC Role / Device Role / Timing Role: Parallel data latch - freezes sampled measurement data during digit refresh to prevent display flicker or corruption.

Use Value: Provides deterministic 6-bit hold time with guaranteed setup/hold margins, enabling reliable sampling at up to 10 kHz update rates.

Legacy Test Equipment Control Logic

Automotive Body Control Module (BCM) Signal Conditioning

Use Scenario: Managing test sequence step counters and relay enable signals in aging automated test equipment where TTL/CMOS hybrid logic remains in service.

IC Role / Device Role / Timing Role: Synchronous counter stage register - stores intermediate count states in a 6-bit Johnson or binary counter chain driven by a precision oscillator.

Use Value: Maintains timing integrity across decades of field deployment due to CMOS process stability and radiation-hardened characteristics.

Use Scenario: Buffering and synchronizing door lock/unlock command signals from microcontroller GPIOs before driving discrete power transistors in a vehicle BCM.

IC Role / Device Role / Timing Role: Glitch-free signal conditioner - isolates MCU output transitions from inductive load switching noise via edge-triggered registration.

Use Value: Prevents spurious actuation by rejecting sub-microsecond noise spikes through controlled clocked sampling at the MCU's safe update interval.

Equivalent & Alternatives

The following parts are listed as comparable options for similar hex D-type flip-flop applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD40174BNSR	SOP-16 package (NS drawing); same electrical specs, identical pinout, RoHS-compliant NIPDAU finish, MSL Level-1.	Designed for surface-mount reflow assembly with larger pad pitch (1.27 mm vs. SOIC's 1.27 mm - same pitch but different land pattern geometry).	Select when new PCB layout allows SOP footprint and requires active production support (CD40174BM is NRND).
MC140174BDR2G	Onsemi version in SOIC-16; identical function, timing, and voltage specs; minor differences in propagation delay distribution and quiescent current at extremes.	Qualified to AEC-Q100 Grade 1 (-40°C to +125°C); preferred for automotive ECUs requiring automotive qualification documentation.	Choose for new automotive designs requiring formal automotive qualification and long-term supply assurance.

Compared with CD40174BM, CD40174BNSR offers identical functionality in an actively produced SOP package with optimized reflow compatibility, while MC140174BDR2G adds AEC-Q100 qualification and tighter parametric consistency for safety-critical automotive subsystems - both require no logic redesign but may need board layout updates.

Availability

CD40174BM is available at Aetrix Electronics and suitable for industrial control systems, legacy test equipment upgrades, and aerospace avionics maintenance requiring stable component supply despite its NRND status.

Supply support for CD40174BM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial, automotive, and aerospace market reach.

The CD4000B logic family was designed for high-reliability, wide-temperature, and low-power digital control in mission-critical systems where TTL alternatives were unsuitable due to power or voltage constraints.

FAQ

Is CD40174BM still in production?

No, CD40174BM is marked NRND (Not Recommended for New Designs) per Texas Instruments' packaging addendum. However, Aetrix Electronics maintains inventory and provides traceable, tested units for legacy system repair and continuity programs. CD40174BM96.A is the tape-and-reel variant with 2500-unit reels and MSL Level-1 rating.

What is the pinout compatibility between CD40174BM and CD40174BNSR?

CD40174BM (SOIC-D) and CD40174BNSR (SOP-NS) share identical pin numbering and function assignment per TI's datasheet SCHS104C. Both have D1–D6 on pins 1/3/5/9/11/13, Q1–Q6 on pins 2/4/6/10/12/14, MR on pin 15, and CP on pin 16. Physical footprints differ, so PCB layout revision is required.

Does CD40174BM support 5 V TTL-level inputs?

Yes, CD40174BM accepts TTL-compatible input levels: at V_DD = 5 V, its minimum high-level input voltage (V_IH) is 3.5 V and maximum low-level input voltage (V_IL) is 1.5 V - fully compatible with standard 5 V TTL outputs without level shifters.

Can CD40174BM operate at 3.3 V?

Yes, CD40174BM is fully specified down to 3 V supply. At 3.3 V, propagation delay increases to ~220 ns (vs. 120 ns at 15 V), and noise margins reduce proportionally, but all logic functions remain valid - verified in TI's characterization data across the full 3 V–18 V range.

What is the maximum clock frequency for CD40174BM?

The maximum usable clock frequency depends on supply voltage and load. At V_DD = 15 V and C_L = 50 pF, the minimum clock period is 240 ns (4.17 MHz). At 5 V, it drops to ~1.2 MHz. These values derive directly from propagation delay and setup/hold timing limits in the SCHS104C datasheet.

CD40174BM Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 4000B

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Bulk

Product Status:: Obsolete

Function:: Master Reset

Type:: D-Type

Output Type:: Non-Inverted

Number of Elements:: 1

Number of Bits per Element:: 6

Clock Frequency:: 16 MHz

Max Propagation Delay @ V, Max CL:: 100ns @ 15V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 6.8mA, 6.8mA

Voltage - Supply:: 3V ~ 18V

Current - Quiescent (Iq):: 4 µA

Input Capacitance:: 5 pF

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

CD40174BM FAQ

1.How can I place an order for CD40174BM through Aetrix?

Please submit a Request for Quotation (RFQ) for CD40174BM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD40174BM reliable?

The price and inventory of CD40174BM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD40174BM is usually 5 days.

3.What payment methods are accepted for CD40174BM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD40174BM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD40174BM?

CD40174BM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD40174BM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD40174BM?

For technical support, including CD40174BM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD40174BM requirements.

6.How does Aetrix verify that CD40174BM is sourced from the original manufacturer or authorized distributors?

All CD40174BM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD40174BM meets industry standards.

7.What is the process for return or replacement of CD40174BM?

All CD40174BM units undergo pre-shipment inspection (PSI). If there is an issue with CD40174BM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD40174BM part is unused and in its original packaging.

Return procedure for CD40174BM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…