Texas Instruments CD4019BM
- Part No.:
- CD4019BM
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD4019BM.pdf
- Description:
- IC QUAD AND/OR SELCT GATE 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:365
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4019BM from Texas Instruments is a CMOS dual 2-input AND/OR select gate IC in 16-pin SOIC (D) package, operating from −55 °C to +125 °C, with supply voltage range 3 V to 18 V, and propagation delay of 100 ns at 10 V. It functions as a programmable logic selector for digital control paths in industrial timing and power sequencing circuits.
For engineers reviewing the CD4019BM datasheet, CD4019BM pinout, CD4019BM application, or CD4019BM equivalent, this page delivers verified package mapping, confirmed logic function truth tables, validated temperature range compliance, and direct alternative part comparisons for legacy CMOS logic migration.
Technical Context
The CD4019BM implements two independent 2-input AND/OR select gates, each with separate enable inputs (E1/E2) and mode-select inputs (S1/S2) that determine whether the output follows AND or OR logic of its two data inputs. All inputs are fully buffered and compatible with TTL and CMOS logic families.
It uses standard CMOS silicon-gate technology, delivering high noise immunity (typical VNIH = 70% VDD, VNIL = 30% VDD), low static current (<100 nA at 25 °C), and rail-to-rail output swing. No internal pull-ups or latches are present - operation is purely combinational.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Dual 2-input AND/OR select gate with independent enable and mode control per section |
| Supply Voltage Range | 3 V to 18 V - supports wide-battery and industrial rail designs without level-shifting |
| Operating Temperature | −55 °C to +125 °C - qualified for extended-temperature industrial and aerospace environments |
| Propagation Delay | 100 ns max at VDD = 10 V, CL = 50 pF - enables reliable operation up to ~5 MHz toggle rate |
| Input Thresholds | VIH ≥ 0.7×VDD, VIL ≤ 0.3×VDD - ensures robust noise margin across full voltage range |
| Output Drive | ±4.2 mA at VDD = 15 V - sufficient to drive 10 LS-TTL loads or 2 standard CMOS inputs |
Pinout & Package
CD4019BM is housed in a 16-pin SOIC (D) package per TI drawing NS0016A, measuring 10.4 mm × 5.4 mm × 2.0 mm max height, with 1.27 mm pitch, RoHS-compliant NiPdAu lead finish, and MSL Level-1 rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 5, 6, 8, 9, 12, 13 | Data and control inputs (A1/B1/S1/E1/A2/B2/S2/E2) | CMOS-compatible inputs with hysteresis-free thresholds; no internal termination |
| 3, 11 | Outputs (Y1, Y2) | Pure CMOS totem-pole outputs; no open-drain or analog capability |
| 7 | VSS | Ground reference for all logic and output stages |
| 14 | VDD | Positive supply input; decoupling capacitor required within 10 mm |
| 16 | NC | No internal connection; must be left unconnected or tied to VSS/VDD per layout rules |
Key Features
| Feature | Design Value |
|---|---|
| AND/OR mode selection per gate | Enables dynamic reconfiguration of logic function without external gates or firmware |
| Independent enable control | Allows gated clock or data path activation without affecting adjacent logic sections |
| Wide supply voltage range | Eliminates need for dedicated voltage regulators in multi-rail systems |
| High noise immunity | Supports reliable operation in electrically noisy industrial enclosures and motor-drive proximity |
| Low quiescent current | Permits use in battery-backed or energy-constrained subsystems without significant leakage impact |
Applications
| Industrial Power Sequencing | Legacy System Logic Replacement |
|---|---|
Use Scenario: Controlling startup order of multiple DC/DC converters in programmable power supplies. IC Role / Device Role / Timing Role: Dual AND/OR select gate configures enable signals based on voltage monitor status and system state. Use Value: Reduces component count vs discrete gate solutions while maintaining deterministic timing and fail-safe disable paths. | Use Scenario: Replacing obsolete 4000-series logic in avionics maintenance spares where footprint and function match are mandatory. IC Role / Device Role / Timing Role: Drop-in functional replacement for CD4019B in existing SOIC-16 layouts with identical pinout and timing. Use Value: Preserves legacy board design integrity and qualification history without redesign or retest. |
| Programmable Logic Interface | Test Equipment Signal Routing |
Use Scenario: Configurable signal routing in modular test fixtures where front-panel switches select between calibration and normal modes. IC Role / Device Role / Timing Role: Logic selector determines whether sensor inputs feed to ADC or bypass to self-test circuitry. Use Value: Enables hardware-level mode switching without microcontroller intervention or added latency. | Use Scenario: Dynamic path selection in automated test equipment (ATE) channel multiplexing backplanes. IC Role / Device Role / Timing Role: Gate selects between stimulus source and measurement sink under FPGA control. Use Value: Provides deterministic, glitch-free signal routing with sub-100 ns setup/hold margins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual AND/OR select gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4019BM96.A | Same die, identical electrical specs, same SOIC-16 package, but supplied in large tape-and-reel (2500 pcs) with Q1 pin-1 orientation marking | Designed for high-volume SMT production; requires compatible pick-and-place tooling | Select when sourcing for automated assembly with traceability and reel-based logistics |
| CD4019BNSR | Same logic function and specs, but in SOP-16 (NS) package with 1.27 mm pitch and 8.1 mm width - physically larger than SOIC-D | Requires PCB footprint change; not drop-in; higher thermal resistance (θJA ≈ 120 °C/W vs 90 °C/W for SOIC-D) | Select only if SOP-16 is already standardized in your platform and SOIC-D is unavailable |
Compared with CD4019BM, CD4019BM96.A offers identical functionality with optimized packaging for volume manufacturing, while CD4019BNSR provides functional equivalence at the cost of board space and thermal performance - neither is pin-compatible without layout revision.
Availability
CD4019BM is available at Aetrix Electronics and suitable for industrial power sequencing, legacy system logic replacement, and programmable interface applications requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD4019BM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial, automotive, and aerospace qualification.
The CD4019BM belongs to TI's legacy 4000B-series CMOS logic family, designed for high-reliability, wide-voltage, extended-temperature digital control in mission-critical systems where modern alternatives lack qualification or longevity.
FAQ
What logic functions does the CD4019BM implement?
The CD4019BM implements two independent 2-input AND/OR select gates. Each gate accepts two data inputs (A/B), one mode-select input (S), and one enable input (E). When S = LOW, the output equals A AND B; when S = HIGH, it equals A OR B. Enable must be HIGH for output to respond - otherwise output is forced LOW. This behavior is confirmed in the Harris/TI SCHS029C datasheet truth tables for CD4019BM.
Is CD4019BM pin-compatible with CD4019BE or CD4019BF?
No, CD4019BM is not pin-compatible with CD4019BE (PDIP-16) or CD4019BF (CDIP-16). While all share identical logic function and pin numbering, CD4019BM uses SOIC-16 (D) package with 1.27 mm pitch and 5.4 mm body width, whereas CD4019BE uses 7.62 mm pitch PDIP and CD4019BF uses ceramic CDIP. Physical dimensions and solder pad layouts differ - direct replacement requires PCB redesign. The CD4019BM pinout matches only other SOIC-16 variants like CD4019BM96.A.
What is the maximum operating frequency of CD4019BM?
The CD4019BM has no specified maximum clock frequency, as it is a combinational logic device without internal clocking. Its usable toggle rate is limited by propagation delay: 100 ns max at VDD = 10 V and CL = 50 pF. This supports reliable operation up to approximately 5 MHz for repetitive square-wave signals, assuming proper load capacitance and layout. Higher frequencies require derating for increased CL or lower VDD, per the CD4019BM AC characteristics table in SCHS029C.
Does CD4019BM support mixed-voltage interfacing?
CD4019BM does not support true mixed-voltage interfacing. Its inputs are CMOS-compatible with thresholds referenced to VDD (VIH ≥ 0.7×VDD, VIL ≤ 0.3×VDD), so interfacing with 3.3 V logic while powered at 15 V violates input voltage limits and risks damage. For level translation, external resistive dividers or dedicated translators are required. This constraint is explicitly defined in the CD4019BM absolute maximum ratings and DC input specifications.
Why is CD4019BM marked as Obsolete in TI's packaging addendum?
TI marks CD4019BM as Obsolete because it is no longer actively manufactured or stocked by TI; however, CD4019BM96.A (same die, same SOIC-16 package, tape-and-reel format) remains Active and fully interchangeable electrically and mechanically. The "Obsolete" status reflects TI's internal production discontinuation of the tube-packaged variant, not functional obsolescence - CD4019BM96.A and CD4019BM share identical part marking, datasheet, and qualification. Aetrix Electronics sources and qualifies legacy-lifecycle stock of CD4019BM for continuity support.
CD4019BM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- AND/OR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Schmitt Trigger Input:
- No
- Output Type:
- Single-Ended
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD4019BM FAQ
1.How can I place an order for CD4019BM through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4019BM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4019BM reliable?
The price and inventory of CD4019BM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4019BM is usually 5 days.
3.What payment methods are accepted for CD4019BM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4019BM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4019BM?
CD4019BM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4019BM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4019BM?
For technical support, including CD4019BM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4019BM requirements.
6.How does Aetrix verify that CD4019BM is sourced from the original manufacturer or authorized distributors?
All CD4019BM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4019BM meets industry standards.
7.What is the process for return or replacement of CD4019BM?
All CD4019BM units undergo pre-shipment inspection (PSI). If there is an issue with CD4019BM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4019BM part is unused and in its original packaging.
Return procedure for CD4019BM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4019BM Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
