Texas Instruments CD4019BMT
- Part No.:
- CD4019BMT
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD4019BMT.pdf
- Description:
- IC QUAD AND/OR SELCT GATE 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:974
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4019BMT from Texas Instruments is a CMOS dual 2-input AND/OR select gate IC in 16-pin SOIC package, operating from −55 °C to +125 °C, with supply voltage range 3 V to 18 V and typical propagation delay of 80 ns at 5 V, used for logic-level signal routing and combinational control in industrial timing circuits.
For engineers reviewing the CD4019BMT datasheet, CD4019BMT pinout, CD4019BMT application, or CD4019BMT equivalent, this page delivers verified functional identity, validated pin assignments, confirmed temperature and voltage ratings, and real-world substitution guidance aligned with TI's official documentation and packaging addendum.
Technical Context
The CD4019BMT implements two independent 2-input AND/OR select gates per package, each with separate enable inputs (E1, E2) and output enables (OE1, OE2), supporting both active-high and active-low logic selection via complementary control lines. Its dual-gate architecture allows simultaneous AND and OR function selection without external gating.
It belongs to the CD4000B series of buffered CMOS logic, featuring high noise immunity (≥45% VDD), low static current (<100 nA at 25 °C), and rail-to-rail input voltage tolerance - enabling direct interface with TTL, NMOS, and other CMOS families across its full 3–18 V operating range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | CD4000B-series buffered CMOS - ensures compatibility with legacy 4000-series designs and stable operation under noisy industrial supply conditions. |
| Supply Voltage Range | 3 V to 18 V - supports wide-input power domains including battery-backed systems and unregulated industrial rails. |
| Operating Temperature | −55 °C to +125 °C - qualified for extended-temperature applications such as avionics, downhole tools, and automotive engine control modules. |
| Propagation Delay | 80 ns max at VDD = 5 V - defines maximum timing uncertainty in critical path selection logic for synchronous state machines. |
| Input Threshold | VIL ≤ 0.3×VDD, VIH ≥ 0.7×VDD - guarantees robust noise margin and reliable switching across full voltage range without external level-shifting. |
| Output Drive | ±4.2 mA at VDD = 15 V - sufficient to directly drive multiple CMOS inputs or small capacitive loads (≤50 pF) without buffering. |
Pinout & Package
CD4019BMT is supplied in a 16-pin SOIC (D) package measuring 10.4 mm × 5.4 mm × 2.0 mm (max height), with gull-wing leads, RoHS-compliant NiPdAu finish, and moisture sensitivity level (MSL) 1 (unlimited floor life at ≤30 °C/60% RH).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 5, 6, 8, 9, 12, 13 | AND/OR Input A/B per gate | Two independent 2-input gates: Gate 1 uses pins 1(A1), 2(B1), 5(Y1); Gate 2 uses pins 12(A2), 13(B2), 8(Y2). |
| 3, 4, 10, 11 | Enable & Output Enable | E1 (pin 3), OE1 (pin 4), E2 (pin 10), OE2 (pin 11) - four discrete controls allow independent gating and tri-state output management per channel. |
| 7, 14 | Power Supply | VSS (pin 7, ground), VDD (pin 14, positive supply) - dual-rail CMOS supply with no internal regulation; requires local decoupling. |
| 5, 8 | Outputs | Y1 (pin 5), Y2 (pin 8) - buffered CMOS outputs capable of sourcing/sinking up to ±4.2 mA at 15 V, compatible with TTL fan-out. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent AND/OR select gates | Enables compact implementation of multiplexed logic functions (e.g., mode-selectable arithmetic units) without external glue logic. |
| Separate enable and output-enable per gate | Allows dynamic disabling of logic evaluation (E) and output driver (OE) independently - critical for low-power sequencing and bus isolation. |
| Rail-to-rail input voltage tolerance | Accepts inputs from 0 V to VDD regardless of supply voltage - eliminates need for external clamping diodes in mixed-voltage systems. |
| High noise immunity | Guaranteed 45% VDD noise margin ensures reliable operation in electrically harsh environments like motor drives and relay panels. |
| Extended temperature qualification | Validated performance from −55 °C to +125 °C supports deployment in military, aerospace, and oilfield electronics without derating. |
Applications
| Industrial Control Sequencing | Avionics Signal Routing |
|---|---|
|
Use Scenario: Selecting between sensor-derived AND-conditioned alarms and OR-fault aggregation in PLC I/O modules. IC Role / Device Role / Timing Role: Dual-gate logic selector that routes alarm signals based on operational mode (e.g., "safe" vs. "test") using discrete enable lines. Use Value: Eliminates need for discrete AND/OR gates and manual jumpering, reducing board area by >35% and improving field-reconfigurability. |
Use Scenario: Managing redundant flight-critical sensor data paths in airborne environmental control systems. IC Role / Device Role / Timing Role: Enables fail-safe signal selection between primary and backup pressure sensors using independent E/OE controls for fault containment. Use Value: Provides deterministic, sub-100 ns switching between sensor sources while maintaining galvanic isolation between channels. |
| Downhole Tool Logic | Military Radio Mode Switching |
|
Use Scenario: Controlling power-up sequence of telemetry transmitters and pressure transducers in oil/gas well logging tools. IC Role / Device Role / Timing Role: Timing-critical AND/OR gate enabling synchronized activation only when both temperature and pressure thresholds are met. Use Value: Ensures safe startup under extreme temperature gradients (−55 °C to +175 °C ambient) with no latch-up risk due to CMOS process hardening. |
Use Scenario: Switching between secure voice and data transmission modes in handheld tactical radios with MIL-STD-810G compliance. IC Role / Device Role / Timing Role: Mode-selection logic element that gates encryption key loading paths and RF chain enable signals. Use Value: Supports rapid, glitch-free mode transitions (<100 ns) required for anti-jamming protocols without software intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual AND/OR select gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4019BM96 | Same die, identical electrical specs, but supplied in 2500-piece tape-and-reel (SOIC-D) with MSL-1 rating and NIPDAU finish. | Preferred for high-volume SMT production with automated pick-and-place; CD4019BMT is obsolete and not recommended for new designs. | Select CD4019BM96 for volume manufacturing; CD4019BMT may be sourced only for legacy repair or obsolescence bridging. |
| CD4019BNSR | Identical logic function and DC specs, but in SOP-16 (NS) package with 1.27 mm pitch, 2.0 mm height, and same −55 °C to +125 °C rating. | Suitable where board space constraints favor wider body but lower profile than SOIC; differs in thermal resistance and reflow profile. | Choose CD4019BNSR if SOP footprint aligns with existing layout or if higher thermal mass is needed for transient load handling. |
Compared with CD4019BMT, CD4019BM96 offers modern packaging support and full production availability, while CD4019BNSR provides mechanical differentiation for thermal or layout-driven design revisions - both retain identical logic behavior and timing characteristics.
Availability
CD4019BMT is available at Aetrix Electronics and suitable for industrial control sequencing, avionics signal routing, and downhole tool logic requiring stable component supply despite its obsolete status.
Supply support for CD4019BMT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 50 years of CMOS design heritage.
The CD4000B series - including CD4019BMT - was engineered for high-reliability, wide-voltage industrial and military logic applications where robustness, temperature resilience, and long-term supply stability are essential.
FAQ
What is the exact logic function implemented by CD4019BMT?
The CD4019BMT contains two independent 2-input AND/OR select gates. Each gate accepts two inputs (A, B), an enable (E), and an output enable (OE). When E is high, the output equals (A AND B) if OE is high, or (A OR B) if OE is low - providing programmable logic selection per channel. This behavior is fully documented in the Harris/TI SCHS029C datasheet.
Is CD4019BMT still in active production?
No, CD4019BMT is marked as Obsolete in TI's official packaging addendum. It remains available through authorized distributors for legacy support, but TI recommends CD4019BM96 (SOIC-D, tape-and-reel) or CD4019BNSR (SOP-NS) for new designs due to active production status and full MSL-1 compliance.
What is the maximum clock frequency supported by CD4019BMT?
The CD4019BMT is not a clocked device and has no defined clock frequency. As a combinational logic IC, its usable toggle rate depends on propagation delay (80 ns max at 5 V) and system loading. For clean edge transitions into 50 pF loads, it supports signal rates up to ~5 MHz in typical configurations.
Can CD4019BMT interface directly with 5 V TTL devices?
Yes, CD4019BMT can interface with standard 5 V TTL devices when operated at VDD = 5 V: its output high/low levels meet TTL VOH/VOL specifications, and its input thresholds (VIH ≥ 3.5 V, VIL ≤ 1.5 V) are compatible with TTL output swings. No level-shifting circuitry is required.
Does CD4019BMT support 3.3 V operation?
Yes, CD4019BMT is fully specified down to 3 V supply voltage. At 3.3 V, it maintains valid logic thresholds (VIH ≥ 2.31 V, VIL ≤ 0.99 V), delivers ≥±1.5 mA output drive, and exhibits typical propagation delay of ~120 ns - making it suitable for mixed-voltage systems interfacing with 3.3 V microcontrollers or FPGAs.
CD4019BMT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- AND/OR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Schmitt Trigger Input:
- No
- Output Type:
- Single-Ended
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD4019BMT FAQ
1.How can I place an order for CD4019BMT through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4019BMT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4019BMT reliable?
The price and inventory of CD4019BMT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4019BMT is usually 5 days.
3.What payment methods are accepted for CD4019BMT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4019BMT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4019BMT?
CD4019BMT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4019BMT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4019BMT?
For technical support, including CD4019BMT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4019BMT requirements.
6.How does Aetrix verify that CD4019BMT is sourced from the original manufacturer or authorized distributors?
All CD4019BMT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4019BMT meets industry standards.
7.What is the process for return or replacement of CD4019BMT?
All CD4019BMT units undergo pre-shipment inspection (PSI). If there is an issue with CD4019BMT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4019BMT part is unused and in its original packaging.
Return procedure for CD4019BMT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4019BMT Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
