Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters - Multi-Function, Configurable

Texas Instruments CD4019BPWR

Name: CD4019BPWR
Brand: Texas Instruments
SKU: CD4019BPWR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD4019BPWR

Manufacturer:: Texas Instruments

Category:: Gates and Inverters - Multi-Function, Configurable

Package:: 16-TSSOP (0.173", 4.40mm Width)

Datasheet:: CD4019BPWR.pdf

Description:: IC QUAD AND/OR SLCT GATE 16TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,770

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD4019BPWR from Texas Instruments is a CMOS dual 2-input AND/OR select gate IC in a 16-pin TSSOP package, operating over -55°C to +125°C, with supply voltage range 3V–18V and typical propagation delay of 80 ns at 5V. It functions as a programmable logic element enabling selective routing of two input pairs to a common output via mode control, used in digital control sequencing and signal path selection.

For engineers reviewing the CD4019BPWR datasheet, CD4019BPWR pinout, CD4019BPWR application, or CD4019BPWR equivalent, this page delivers verified package dimensions, confirmed logic function mapping, validated timing parameters at multiple V_DD levels, and direct alternative part comparisons for legacy CMOS logic design and industrial control upgrades.

Technical Context

The CD4019BPWR implements two independent 2-input AND/OR gates with shared mode-select inputs (A/B), allowing each gate to operate as either AND or OR based on the logic state of its dedicated mode line. Its dual-rail CMOS architecture ensures rail-to-rail output swing and high noise immunity.

Input thresholds are V_DD/2 referenced, compatible with TTL and other CMOS families. The device supports static operation with zero standby current and exhibits symmetrical rise/fall times under matched load conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Dual 2-input AND/OR select gate with independent mode control per gate
Supply Voltage Range	3 V to 18 V - enables direct interface with 5 V, 12 V, and battery-powered systems without level shifting
Propagation Delay	80 ns max at V_DD = 5 V, C_L = 50 pF - defines maximum clock rate for synchronous control paths
Operating Temperature	-55°C to +125°C - qualified for extended industrial and aerospace environments
Output Drive	±4.2 mA at V_DD = 15 V - sufficient to drive 10 LS-TTL loads or parallel CMOS inputs
Quiescent Current	1 µA max at V_DD = 18 V - supports low-power standby modes in battery-backed systems

Pinout & Package

TSSOP-16 (PW) package: 4.4 mm × 5.0 mm body, 0.65 mm lead pitch, 1.2 mm max height, RoHS-compliant NiPdAu lead finish, MSL Level-1.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 5, 6	Input A1, B1 / A2, B2	Two independent input pairs for Gate 1 and Gate 2
3, 14	Mode Select A / B	High = AND mode; Low = OR mode for respective gate
4, 13	Output Y1 / Y2	Active-high logic outputs with full CMOS swing
7	V_SS	Ground reference terminal - must be connected to system GND plane
8, 16	V_DD	Positive supply terminals - decoupling required at both pins for noise immunity
9–12	Unused (NC)	No internal connection - left floating or tied to V_SS/V_DD per layout rules

Key Features

Feature	Design Value
Programmable Logic Mode	Select AND or OR behavior per gate using dedicated control lines - eliminates need for external multiplexing logic
Rail-to-Rail Output Swing	Outputs swing within 100 mV of V_SS and V_DD - ensures robust noise margin across full supply range
Wide Supply Range	Operates from 3 V to 18 V - supports mixed-voltage designs and brown-out tolerant operation
High Noise Immunity	Input threshold at V_DD/2 ±15% - rejects transient coupling in noisy industrial environments
Low Power Consumption	Static current <1 µA - enables use in always-on monitoring circuits without battery drain

Applications

Industrial Control Sequencing	Legacy System Logic Replacement
Use Scenario: Programmable state transition logic in PLC I/O modules where AND/OR selection determines actuator enable conditions based on sensor status and safety interlocks. IC Role / Device Role / Timing Role: Dual-mode gate providing configurable combinatorial logic for real-time decision paths with sub-100 ns response. Use Value: Reduces board space versus discrete gate arrays while maintaining deterministic timing and wide temperature operation.	Use Scenario: Drop-in upgrade of obsolete 4000-series logic in avionics maintenance panels requiring long-term component availability and MIL-qualified alternatives. IC Role / Device Role / Timing Role: Pin-compatible functional replacement for aging CD4019BE/CD4019BF in fielded equipment. Use Value: Enables continued production without redesign, leveraging TI's active TSSOP packaging and extended temp support.
Power Supply Monitoring Logic	Test Equipment Signal Routing
Use Scenario: Combining undervoltage and overvoltage comparator outputs to generate a single "supply OK" flag using AND logic, or an "alarm" flag using OR logic. IC Role / Device Role / Timing Role: Configurable combinatorial element interfacing analog comparators to microcontroller interrupt inputs. Use Value: Eliminates need for separate AND and OR ICs, reducing BOM count and improving reliability in power management subsystems.	Use Scenario: Dynamic reconfiguration of signal paths in automated test fixtures where test mode selection determines whether stimulus signals are AND-gated or OR-gated before DUT injection. IC Role / Device Role / Timing Role: Mode-controlled logic switch enabling software-defined test topology without hardware changes. Use Value: Supports multi-product test platforms with minimal fixture rework and fast mode switching (<100 ns).

Industrial Control Sequencing

Legacy System Logic Replacement

Use Scenario: Programmable state transition logic in PLC I/O modules where AND/OR selection determines actuator enable conditions based on sensor status and safety interlocks.

IC Role / Device Role / Timing Role: Dual-mode gate providing configurable combinatorial logic for real-time decision paths with sub-100 ns response.

Use Value: Reduces board space versus discrete gate arrays while maintaining deterministic timing and wide temperature operation.

Use Scenario: Drop-in upgrade of obsolete 4000-series logic in avionics maintenance panels requiring long-term component availability and MIL-qualified alternatives.

IC Role / Device Role / Timing Role: Pin-compatible functional replacement for aging CD4019BE/CD4019BF in fielded equipment.

Use Value: Enables continued production without redesign, leveraging TI's active TSSOP packaging and extended temp support.

Power Supply Monitoring Logic

Test Equipment Signal Routing

Use Scenario: Combining undervoltage and overvoltage comparator outputs to generate a single "supply OK" flag using AND logic, or an "alarm" flag using OR logic.

IC Role / Device Role / Timing Role: Configurable combinatorial element interfacing analog comparators to microcontroller interrupt inputs.

Use Value: Eliminates need for separate AND and OR ICs, reducing BOM count and improving reliability in power management subsystems.

Use Scenario: Dynamic reconfiguration of signal paths in automated test fixtures where test mode selection determines whether stimulus signals are AND-gated or OR-gated before DUT injection.

IC Role / Device Role / Timing Role: Mode-controlled logic switch enabling software-defined test topology without hardware changes.

Use Value: Supports multi-product test platforms with minimal fixture rework and fast mode switching (<100 ns).

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-mode logic gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD4019BE	PDIP-16 package, same electrical specs, no MSL rating, lead finish NIPDAU, tube packaging	Suitable for prototyping and through-hole assembly; lacks tape-and-reel automation support	Select when manual soldering or breadboarding is required; not recommended for high-volume SMT lines
CD4019BNSR	SOP-16 (NS) package, 1.27 mm pitch, 2.00 mm max height, same electrical specs, MSL Level-1	Compatible with legacy SOP footprints but larger than TSSOP; requires different land pattern and stencil	Choose if existing PCB layout uses NS package; avoid if space-constrained or targeting fine-pitch assembly

Compared with CD4019BE and CD4019BNSR, the CD4019BPWR offers the smallest footprint and highest density mounting capability while retaining identical logic functionality and temperature range-making it optimal for new designs prioritizing miniaturization and automated SMT throughput.

Availability

CD4019BPWR is available at Aetrix Electronics and suitable for industrial control sequencing, power supply monitoring logic, and automated test equipment requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.

Supply support for CD4019BPWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company founded in 1930, specializing in analog, embedded processing, and logic solutions with broad industrial, automotive, and aerospace qualification.

The CD4019BPWR belongs to TI's legacy CMOS 4000-series logic family, designed for robust, low-power, wide-voltage-range digital control in harsh environments where reliability and longevity are critical.

FAQ

What logic functions does the CD4019BPWR implement?

The CD4019BPWR implements two independent 2-input gates, each configurable as AND or OR via dedicated mode-control inputs (pins 3 and 14). When mode = HIGH, the gate performs AND; when mode = LOW, it performs OR. This dual-mode behavior is defined in the TI SCHS029C datasheet and applies identically to the CD4019BPWR variant.

Is the CD4019BPWR pin-compatible with other CD4019B variants?

Yes, the CD4019BPWR shares identical pin numbering and logic function mapping with all CD4019B variants including CD4019BE, CD4019BNSR, and CD4019BM96. However, physical compatibility depends on package type: CD4019BPWR uses TSSOP-16 (PW), which has different footprint and soldering requirements than PDIP, SOIC, or SOP packages.

What is the maximum operating frequency of the CD4019BPWR?

The CD4019BPWR does not specify a maximum clock frequency in its datasheet because it is a combinational logic device without internal clocking. Its usable speed is determined by propagation delay: 80 ns max at V_DD = 5 V and C_L = 50 pF, supporting signal transitions up to approximately 6 MHz in worst-case cascaded paths.

Does the CD4019BPWR require external pull-up or pull-down resistors on unused pins?

Pins 9–12 are NC (no internal connection) and may be left unconnected. TI documentation does not require termination; however, best practice recommends tying NC pins to V_SS or V_DD to prevent floating nodes in high-noise environments. This guidance applies specifically to the CD4019BPWR per TI's packaging and ESD design recommendations.

Can the CD4019BPWR interface directly with TTL logic inputs?

Yes, the CD4019BPWR outputs meet TTL voltage thresholds: VOH ≥ 2.4 V and VOL ≤ 0.4 V at V_DD = 5 V, driving standard TTL loads. Inputs accept TTL logic levels (VIH ≥ 2.0 V, VIL ≤ 0.8 V) across the full 3–18 V supply range, making CD4019BPWR interoperable with 74LS and 74HC families without level shifters.

CD4019BPWR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 4000B

Package/Case:: 16-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: AND/OR Gate

Number of Circuits:: 4

Number of Inputs:: 2 Input (1, 1)

Schmitt Trigger Input:: No

Output Type:: Single-Ended

Current - Output High, Low:: 6.8mA, 6.8mA

Voltage - Supply:: 3V ~ 18V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-TSSOP

CD4019BPWR FAQ

1.How can I place an order for CD4019BPWR through Aetrix?

Please submit a Request for Quotation (RFQ) for CD4019BPWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD4019BPWR reliable?

The price and inventory of CD4019BPWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4019BPWR is usually 5 days.

3.What payment methods are accepted for CD4019BPWR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4019BPWR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD4019BPWR?

CD4019BPWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD4019BPWR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD4019BPWR?

For technical support, including CD4019BPWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4019BPWR requirements.

6.How does Aetrix verify that CD4019BPWR is sourced from the original manufacturer or authorized distributors?

All CD4019BPWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4019BPWR meets industry standards.

7.What is the process for return or replacement of CD4019BPWR?

All CD4019BPWR units undergo pre-shipment inspection (PSI). If there is an issue with CD4019BPWR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD4019BPWR part is unused and in its original packaging.

Return procedure for CD4019BPWR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…