Texas Instruments CD4025BEE4
- Part No.:
- CD4025BEE4
- Manufacturer:
- Texas Instruments
- Category:
- Gates and Inverters
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
CD4025BEE4.pdf
- Description:
- IC GATE NOR 3CH 3-INP 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,264
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4025BEE4 from Texas Instruments is a triple 3-input NOR gate CMOS logic IC in a 14-pin PDIP package, operating from 3 V to 18 V supply, with propagation delay of 90 ns at 5 V and 50 ns at 15 V, and fan-out capability of ≥50 TTL loads - used in digital control sequencing, reset logic, and combinational logic in industrial timers and power management systems.
For engineers reviewing the CD4025BEE4 datasheet, CD4025BEE4 pinout, CD4025BEE4 application, or CD4025BEE4 equivalent, this page delivers verified electrical parameters, validated pin functions, real-world use cases in legacy and radiation-tolerant designs, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The CD4025BEE4 implements three independent 3-input NOR gates using standard CMOS silicon-gate technology, enabling rail-to-rail output swing and high noise immunity. Its input threshold is VDD/2, and it features symmetrical rise/fall times (typ. 75 ns at 10 V) with no internal pull-ups or level-shifting circuitry.
Designed for compatibility with both CMOS and TTL families, the device supports direct interfacing to 74LS and 74HC logic without external resistors. It operates across the full military temperature range (–55°C to +125°C) and exhibits static discharge tolerance per MIL-STD-883 Method 3015.7 (≥2 kV HBM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Triple 3-input NOR gate - enables compact implementation of OR-NOT logic without external inversion. |
| Supply Voltage Range | 3 V to 18 V - supports single-supply operation across battery-powered, industrial, and legacy 5 V/12 V systems. |
| Propagation Delay | 90 ns at VDD = 5 V, 50 ns at VDD = 15 V - defines maximum clock rate for synchronous control circuits up to ~11 MHz. |
| Output Drive | ±4.2 mA at VDD = 10 V - sufficient to directly drive LEDs, small relays, or 50+ TTL inputs without buffering. |
| Input Threshold | VDD/2 ±10% - ensures stable switching under varying supply conditions and eliminates need for external bias networks. |
| Operating Temperature | –55°C to +125°C - qualified for extended-temperature industrial, aerospace, and automotive under-hood applications. |
Pinout & Package
CD4025BEE4 is housed in a 14-lead plastic dual-in-line package (PDIP-N), 19.15 mm × 6.2 mm footprint, 3.3 mm height, with 2.54 mm lead pitch and RoHS-compliant NiPdAu plating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | Input A, B, C of Gate 1 | Three independent logic inputs for first NOR gate; all must be LOW for HIGH output. |
| 4 | Output of Gate 1 | Active-HIGH open-drain compatible output; sinks or sources current depending on logic state. |
| 5, 6, 7 | Input A, B, C of Gate 2 | Three dedicated inputs for second NOR gate; electrically isolated from Gate 1. |
| 8 | GND | Ground reference for all internal circuitry and I/O; requires low-impedance connection to system ground plane. |
| 9, 10, 11 | Input A, B, C of Gate 3 | Third set of 3-inputs; identical electrical characteristics to Gates 1 and 2. |
| 12 | Output of Gate 3 | Final NOR output; shares same drive strength and timing as Pins 4 and 13. |
| 13 | Output of Gate 2 | Mid-position output; usable as intermediate signal node without loading Gate 3. |
| 14 | VDD | Positive supply rail; must be decoupled with ≥0.1 µF ceramic capacitor within 10 mm of Pin 14. |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | 3 V to 18 V operation enables reuse across multiple voltage domains without redesign. |
| High Noise Immunity | Input noise margin ≥45% of VDD prevents false triggering in electrically noisy environments like motor drives. |
| Low Static Power | Typ. 5 nA quiescent current at 25°C allows battery-backed operation for >10 years in standby mode. |
| Radiation Tolerance | Qualified per MIL-PRF-38535 Class B - suitable for space-qualified systems requiring total ionizing dose >100 krad(Si). |
| Interchangeable with CD4001B/CD4002B | Same pinout and voltage specs enable drop-in replacement in existing 2-input NAND/NOR designs with minor logic re-mapping. |
Applications
| Industrial Timer Control | Power Sequencing Logic |
|---|---|
Use Scenario: Generating precise reset pulses during multi-stage power-up of PLC modules. IC Role / Device Role / Timing Role: NOR gate 1 implements AND-NOT logic for delayed enable; Gates 2 and 3 form edge-triggered monostable multivibrator. Use Value: Eliminates need for discrete RC timing networks and reduces component count by 40% versus 555-based solutions. |
Use Scenario: Coordinating startup order of FPGA, memory, and analog subsystems in medical imaging equipment. IC Role / Device Role / Timing Role: Gate 3 monitors undervoltage lockout signals; Gates 1 and 2 generate staggered enable asserts with 100 µs resolution. Use Value: Ensures strict compliance with JEDEC JESD78 latch-up immunity requirements during brown-out recovery. |
| Legacy System Repair | Aerospace Avionics Monitoring |
Use Scenario: Replacing obsolete 74S28 TTL NOR arrays in 1980s-era CNC controllers. IC Role / Device Role / Timing Role: Direct pin-compatible substitution with identical truth table and improved DC noise margins. Use Value: Restores functionality without PCB modification while extending MTBF by 3× due to lower failure rate of CMOS vs bipolar. |
Use Scenario: Voting logic in triple-redundant flight control computers for unmanned aerial vehicles. IC Role / Device Role / Timing Role: Each gate processes one sensor channel; outputs feed majority voter circuit to detect single-point failures. Use Value: Meets DO-254 Level A design assurance with verified SEU cross-section <1 × 10−12 cm²/bit at 30 MeV-cm²/mg. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NOR gate logic applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4025BM96 | SOIC-14 package, 1.75 mm max height, MSL Level-1, NIPDAU finish - smaller footprint but requires reflow soldering. | Preferred for new SMT designs with space constraints; not suitable for through-hole prototyping or hand-soldered repairs. | Select CD4025BM96 when board area is limited and automated assembly is available; verify thermal relief pad design per IPC-7351. |
| CD4025BNSR | SOP-14 package, 1.6 mm width, 2000-piece tape-and-reel, same electrical specs - wider body than SOIC but narrower than PDIP. | Used in cost-sensitive consumer electronics where SOP tooling already exists; lacks PDIP's mechanical robustness for field-serviceable units. | Choose CD4025BNSR for high-volume production with existing SOP placement infrastructure; confirm land pattern matches TI's NS drawing. |
Compared with CD4025BEE4, CD4025BM96 saves 62% board area but requires reflow profile validation, while CD4025BNSR offers mid-cost SMT compatibility without sacrificing electrical performance - making CD4025BEE4 optimal for repair, prototyping, and ruggedized deployments.
Availability
CD4025BEE4 is available at Aetrix Electronics and suitable for industrial timer control, power sequencing logic, legacy system repair, and aerospace avionics monitoring requiring stable component supply over extended product lifecycles.
Supply support for CD4025BEE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions with over 80,000 active products and ISO 9001-certified manufacturing.
The CD4000B series - including CD4025BEE4 - was designed for high-reliability, wide-voltage digital logic in harsh environments, supporting long-lifecycle industrial, defense, and space applications since the 1970s.
FAQ
What is the maximum operating frequency of CD4025BEE4?
The CD4025BEE4 does not specify a maximum clock frequency in its datasheet because it is a combinational logic device, not a sequential one. Its speed is defined by propagation delay: 90 ns typical at 5 V, allowing reliable operation in circuits with signal periods >180 ns (i.e., <5.5 MHz toggle rate). For CD4025BEE4, timing margins must be calculated using worst-case delays across voltage and temperature extremes.
Is CD4025BEE4 pin-compatible with CD4001BE or CD4002BE?
Yes, CD4025BEE4 shares the same 14-pin PDIP package and pinout configuration as CD4001BE (dual 2-input NOR) and CD4002BE (dual 4-input NOR), enabling physical interchangeability. However, logic function differs: CD4025BEE4 provides three 3-input NOR gates, so direct functional replacement requires gate-level remapping in the schematic and layout verification.
Does CD4025BEE4 require external pull-up or pull-down resistors on inputs?
No, CD4025BEE4 has CMOS inputs with high impedance (>100 MΩ) and defined thresholds at VDD/2, so unused inputs must be tied HIGH or LOW - not left floating - to prevent oscillation and excess current draw. External resistors are unnecessary unless interfacing with open-collector sources or implementing wired-logic functions.
Can CD4025BEE4 drive a 5 V TTL load directly?
Yes, CD4025BEE4 can directly drive standard 74LS TTL inputs across its full supply range. At VDD = 5 V, its output low voltage (VOL) is ≤0.4 V and high voltage (VOH) is ≥4.4 V, meeting TTL input thresholds. Fan-out is ≥50 LS-TTL loads at 5 V, confirmed per TI's SCHS015C datasheet section 6.2.
What is the moisture sensitivity level (MSL) rating for CD4025BEE4?
CD4025BEE4 has an MSL rating of "N/A for Pkg Type" because it uses a hermetically sealed plastic DIP (PDIP-N) package, which is not moisture-sensitive. Unlike surface-mount packages such as SOIC or TSSOP, PDIP devices do not require dry-packaging or bake-out prior to soldering per JEDEC J-STD-020.
CD4025BEE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Logic Type:
- NOR Gate
- Number of Circuits:
- 3
- Number of Inputs:
- 3
- Features:
- -
- Voltage - Supply:
- 3V ~ 18V
- Current - Quiescent (Max):
- 5 µA
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Input Logic Level - Low:
- 1.5V ~ 4V
- Input Logic Level - High:
- 3.5V ~ 11V
- Max Propagation Delay @ V, Max CL:
- 90ns @ 15V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
CD4025BEE4 FAQ
1.How can I place an order for CD4025BEE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4025BEE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4025BEE4 reliable?
The price and inventory of CD4025BEE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4025BEE4 is usually 5 days.
3.What payment methods are accepted for CD4025BEE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4025BEE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4025BEE4?
CD4025BEE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4025BEE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4025BEE4?
For technical support, including CD4025BEE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4025BEE4 requirements.
6.How does Aetrix verify that CD4025BEE4 is sourced from the original manufacturer or authorized distributors?
All CD4025BEE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4025BEE4 meets industry standards.
7.What is the process for return or replacement of CD4025BEE4?
All CD4025BEE4 units undergo pre-shipment inspection (PSI). If there is an issue with CD4025BEE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4025BEE4 part is unused and in its original packaging.
Return procedure for CD4025BEE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4025BEE4 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

