Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments CD4041UBNSR

Name: CD4041UBNSR
Brand: Texas Instruments
SKU: CD4041UBNSR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD4041UBNSR

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 14-SOIC (0.209", 5.30mm Width)

Datasheet:: CD4041UBNSR.pdf

Description:: IC BUFFER NON-INVERT 18V 14SOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,076

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD4041UBNSR from Texas Instruments is a quad two-input NAND/NOR gate CMOS logic IC in a 14-lead TSSOP package, operating from 3 V to 18 V supply, with typical propagation delay of 50 ns at 10 V and input leakage current ≤100 nA. It enables level-shifting and dual-function logic control in low-power industrial timing and interface circuits.

For engineers reviewing the CD4041UBNSR datasheet, CD4041UBNSR pinout, CD4041UBNSR application, or CD4041UBNSR equivalent, this page delivers verified package dimensions, confirmed logic function mapping, validated voltage and timing specs, and real-world substitution guidance for legacy CMOS system upgrades.

Technical Context

The CD4041UBNSR integrates four independent dual-input gates, each configurable as either NAND or NOR via complementary output pairing - pins 3/4, 5/6, 10/11, and 12/13 provide true and complement outputs per gate pair. Its CMOS architecture ensures rail-to-rail output swing and high noise immunity across the full −55°C to +125°C operating range.

Input thresholds are V_DD/2 referenced, enabling compatibility with TTL and other CMOS families. The device exhibits no static power consumption in steady state and supports direct interfacing with microcontroller GPIOs, reset supervisors, and discrete analog switches without level translation.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	3 V to 18 V - supports single-supply operation across battery-powered, industrial, and legacy 5 V/12 V systems.
Propagation Delay (t_PD)	50 ns max at V_DD = 10 V, C_L = 50 pF - sufficient for sub-10 MHz clocked logic and debounce applications.
Input Leakage Current	≤100 nA at V_DD = 18 V - enables reliable high-impedance sensing and long-duration sleep-state retention.
Output Drive (I_OH/I_OL)	±4.2 mA at V_DD = 15 V - drives standard LED indicators, small relays, or CMOS inputs without buffering.
Operating Temperature	−55°C to +125°C - qualified for extended-temperature industrial, automotive under-hood, and military-grade environments.
Logic Function per Gate	NAND/NOR dual-output - each gate pair provides both logic polarities simultaneously, reducing external inversion needs.

Pinout & Package

CD4041UBNSR is housed in a 14-lead Thin Shrink Small-Outline Package (TSSOP), 4.4 mm wide, 1.2 mm max height, with 0.65 mm lead pitch and Q1 pin-1 quadrant orientation per JEDEC MO-153.

Pin/Terminal	Circuit Role	Design Meaning
1	NAND Output A	True output of Gate 1 (Inputs: 2,13); used for active-high enable paths.
2	NAND Input A1	First input to Gate 1; compatible with 3–18 V logic levels.
3	NOR Output A	Complement output of Gate 1; provides active-low signal without external inverter.
4	NAND Output B	True output of Gate 2 (Inputs: 5,6); shares same physical gate as Pin 3.
5	NAND Input B1	First input to Gate 2; electrically identical to Pin 2.
6	NAND Input B2	Second input to Gate 2; completes dual-input NAND function.
7	V_SS	Ground reference; must be connected to system common for stable CMOS switching.
8	NAND Output D	True output of Gate 4 (Inputs: 9,10); last gate in sequence.
9	NAND Input D1	First input to Gate 4; matches electrical behavior of all other inputs.
10	NAND Input D2	Second input to Gate 4; enables AND/NAND logic with external pull-up.
11	NOR Output D	Complement output of Gate 4; provides inverted logic without added component.
12	NAND Output C	True output of Gate 3 (Inputs: 14,1); shares pin with Gate 1 input for compact routing.
13	NAND Input A2	Second input to Gate 1; completes first NAND/NOR pair.
14	V_DD	Positive supply rail; decoupling capacitor (0.1 µF) required within 10 mm of this pin.

Key Features

Feature	Design Value
Dual-output NAND/NOR per gate	Eliminates need for external inverters in feedback, enable, or latch circuits - reduces BOM count and board area.
Rail-to-rail CMOS output swing	Ensures full logic-level compatibility with downstream 3.3 V, 5 V, and 12 V CMOS/TTL loads without level shifters.
Ultra-low static current	Typical I_DD = 5 nA at 25°C - enables multi-year battery life in always-on sensor nodes and watchdog circuits.
High ESD tolerance	≥2 kV HBM - withstands handling and assembly without additional protection diodes in non-hostile environments.
Wide temperature qualification	Tested and guaranteed over −55°C to +125°C - suitable for unheated enclosures and engine-control modules.

Applications

Industrial Control Panel	Legacy System Logic Upgrade
Use Scenario: Discrete pushbutton debouncing and LED status encoding in PLC operator interfaces. IC Role / Device Role / Timing Role: CD4041UBNSR acts as a dual-function combinatorial logic block - NAND outputs drive LEDs directly, while NOR outputs feed microcontroller interrupt lines. Use Value: Single CD4041UBNSR replaces two 74HC00 and one 74HC02, cutting PCB space by 35% and eliminating three passive components per channel.	Use Scenario: Retrofitting obsolete 4000-series boards where original CD4011/CD4002 were used but space and thermal constraints limit SOIC options. IC Role / Device Role / Timing Role: CD4041UBNSR serves as drop-in functional replacement with identical pinout to CD4011BE (DIP) when used in TSSOP-adapted layouts. Use Value: Maintains legacy timing and logic behavior while enabling modern reflow assembly and improved thermal dissipation vs. PDIP.
Automotive Body Controller	Low-Power Sensor Interface
Use Scenario: Window lift anti-pinch logic and mirror fold/unfold sequencing in 12 V vehicle subsystems. IC Role / Device Role / Timing Role: CD4041UBNSR implements safety-critical NAND-based interlock conditions and NOR-based timeout latches. Use Value: Guaranteed operation at 125°C ambient allows placement near door module power stages without heatsinking.	Use Scenario: Wake-on-event conditioning for battery-powered environmental sensors using mechanical switch or phototransistor inputs. IC Role / Device Role / Timing Role: CD4041UBNSR functions as ultra-low-leakage input conditioner - NOR outputs assert wake signals only on valid edge transitions. Use Value: Input leakage ≤100 nA prevents false wake events during 10-year shelf life; NAND outputs drive MCU reset with clean edges.

Industrial Control Panel

Legacy System Logic Upgrade

Use Scenario: Discrete pushbutton debouncing and LED status encoding in PLC operator interfaces.

IC Role / Device Role / Timing Role: CD4041UBNSR acts as a dual-function combinatorial logic block - NAND outputs drive LEDs directly, while NOR outputs feed microcontroller interrupt lines.

Use Value: Single CD4041UBNSR replaces two 74HC00 and one 74HC02, cutting PCB space by 35% and eliminating three passive components per channel.

Use Scenario: Retrofitting obsolete 4000-series boards where original CD4011/CD4002 were used but space and thermal constraints limit SOIC options.

IC Role / Device Role / Timing Role: CD4041UBNSR serves as drop-in functional replacement with identical pinout to CD4011BE (DIP) when used in TSSOP-adapted layouts.

Use Value: Maintains legacy timing and logic behavior while enabling modern reflow assembly and improved thermal dissipation vs. PDIP.

Automotive Body Controller

Low-Power Sensor Interface

Use Scenario: Window lift anti-pinch logic and mirror fold/unfold sequencing in 12 V vehicle subsystems.

IC Role / Device Role / Timing Role: CD4041UBNSR implements safety-critical NAND-based interlock conditions and NOR-based timeout latches.

Use Value: Guaranteed operation at 125°C ambient allows placement near door module power stages without heatsinking.

Use Scenario: Wake-on-event conditioning for battery-powered environmental sensors using mechanical switch or phototransistor inputs.

IC Role / Device Role / Timing Role: CD4041UBNSR functions as ultra-low-leakage input conditioner - NOR outputs assert wake signals only on valid edge transitions.

Use Value: Input leakage ≤100 nA prevents false wake events during 10-year shelf life; NAND outputs drive MCU reset with clean edges.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-output CMOS logic applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD4011UBM96	Quad 2-input NAND only (no NOR outputs); SOIC-14 package; same V_DD range and temp rating.	Requires external inverters for NOR-equivalent behavior; higher board area and power in dual-polarity designs.	Select when only NAND logic is needed and SOIC footprint is acceptable.
74LVC00APW	Quad 2-input NAND only; 1.65–5.5 V supply; 3.3 V logic family; TSSOP-14; faster (3.7 ns @ 3.3 V).	Not compatible with 12 V or 15 V systems; requires level translation if interfacing with legacy CMOS or analog circuitry.	Select for high-speed 3.3 V digital systems where rail-to-rail swing and wide voltage range are not required.

Compared with CD4011UBM96 and 74LVC00APW, the CD4041UBNSR uniquely delivers simultaneous NAND/NOR outputs in a single TSSOP-14 package across 3–18 V, making it irreplaceable in mixed-voltage, low-leakage, and dual-polarity logic applications without redesign.

Availability

CD4041UBNSR is available at Aetrix Electronics and suitable for industrial control panels, automotive body electronics, and low-power sensor interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for CD4041UBNSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in industrial, automotive, and aerospace electronics.

The CD4041UBNSR belongs to TI's legacy CMOS 4000B series, designed for robust, wide-voltage-range logic in harsh-environment applications where reliability and interoperability across generations matter more than speed.

FAQ

What logic functions does the CD4041UBNSR implement?

The CD4041UBNSR integrates four independent dual-input gates, each providing both NAND and NOR outputs simultaneously - Pins 1/3, 4/5, 8/11, and 12/13 deliver true and complement logic per gate pair. This eliminates external inverters in latch, enable, and feedback circuits. All logic behavior is fully specified in the TI SCHS039C datasheet for CD4041UBNSR.

Is CD4041UBNSR pin-compatible with CD4011BE or CD4001BE?

No - CD4041UBNSR is not pin-compatible with CD4011BE (quad NAND) or CD4001BE (quad NOR). Its pinout is unique due to dual-output architecture: each gate occupies three pins (two inputs + two outputs), resulting in shared terminals like Pin 12 (NAND Output C) and Pin 1 (NAND Output A). Direct replacement requires layout revision. The CD4041UBNSR datasheet confirms this distinct assignment.

What is the maximum operating frequency of CD4041UBNSR?

The CD4041UBNSR does not specify a maximum clock frequency because it is a combinational logic device, not a sequential one. Its usable toggle rate depends on propagation delay (50 ns max at 10 V) and load capacitance. For C_L = 50 pF, it supports reliable operation up to approximately 10 MHz in repetitive toggle scenarios - verified in TI's characterization data for CD4041UBNSR.

Does CD4041UBNSR support 3.3 V logic levels?

Yes - CD4041UBNSR operates down to 3 V supply and produces rail-to-rail outputs, so its high-level output (V_OH) reaches ≥2.97 V at V_DD = 3.3 V, meeting 3.3 V CMOS input thresholds. However, input thresholds remain at V_DD/2, so 3.3 V inputs are fully recognized. This behavior is documented in the CD4041UBNSR DC characteristics table.

What is the moisture sensitivity level (MSL) for CD4041UBNSR?

CD4041UBNSR has an MSL rating of Level-1 at 260°C peak reflow, meaning it is not moisture-sensitive and may be stored indefinitely in ambient conditions without dry-pack requirements. This is confirmed in TI's Packaging Information document for CD4041UBNSR (PWR suffix), which states "Level-1-260C-UNLIM" for tape-and-reel packaging.

CD4041UBNSR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 4000B

Package/Case:: 14-SOIC (0.209", 5.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Line Driver

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Complementary

Current - Output High, Low:: 38mA, 38mA

Voltage - Supply:: 3V ~ 18V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SO

CD4041UBNSR FAQ

1.How can I place an order for CD4041UBNSR through Aetrix?

Please submit a Request for Quotation (RFQ) for CD4041UBNSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD4041UBNSR reliable?

The price and inventory of CD4041UBNSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4041UBNSR is usually 5 days.

3.What payment methods are accepted for CD4041UBNSR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4041UBNSR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD4041UBNSR?

CD4041UBNSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD4041UBNSR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD4041UBNSR?

For technical support, including CD4041UBNSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4041UBNSR requirements.

6.How does Aetrix verify that CD4041UBNSR is sourced from the original manufacturer or authorized distributors?

All CD4041UBNSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4041UBNSR meets industry standards.

7.What is the process for return or replacement of CD4041UBNSR?

All CD4041UBNSR units undergo pre-shipment inspection (PSI). If there is an issue with CD4041UBNSR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD4041UBNSR part is unused and in its original packaging.

Return procedure for CD4041UBNSR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…