Texas Instruments CD4054BPW
- Part No.:
- CD4054BPW
- Manufacturer:
- Texas Instruments
- Category:
- Display Drivers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
CD4054BPW.pdf
- Description:
- IC DRVR 4 SEGMENT 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,060
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4054BPW from Texas Instruments is a CMOS BCD-to-7-segment latch/decoder/driver IC designed for direct LED segment control in digital displays. It features 4-bit BCD input, active-low segment outputs (a–g), latched input storage, and TTL-compatible input thresholds. Operating from 3 V to 18 V, it drives common-anode LED displays without external current-limiting resistors when used with appropriate supply voltage and load conditions.
For engineers reviewing the CD4054BPW datasheet, CD4054BPW pinout, CD4054BPW application, or CD4054BPW equivalent, this device is selected for low-power, high-voltage-tolerant display interface design where latch functionality, segment-level output control, and wide supply range are required.
Technical Context
The CD4054BPW implements a synchronous 4-bit latch followed by a BCD-to-7-segment decoder with open-drain (active-low) outputs. Its internal logic includes Schmitt-trigger inputs for noise immunity and a latch enable (LE) control that allows data capture on rising edge of LE while holding prior state otherwise.
It operates as a direct-drive interface between binary-coded decimal sources and common-anode LED segments, with output sink capability up to 1.5 mA per segment at VDD = 5 V and up to 6.8 mA at VDD = 15 V, enabling flexible brightness control via supply voltage scaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 18 V - supports battery-powered, industrial, and mixed-signal systems without level-shifting |
| Input Logic Threshold | VIL ≤ 0.3 VDD, VIH ≥ 0.7 VDD - ensures reliable operation across full supply range with TTL/CMOS compatibility |
| Output Type | Active-low open-drain - enables direct connection to common-anode LEDs with external pull-up or current-limiting resistor |
| Max Output Sink Current | 6.8 mA per segment at VDD = 15 V - sufficient for medium-brightness LED drive without external drivers |
| Latch Enable Polarity | Positive-edge triggered - captures BCD input on rising edge of LE, holds output stable during LE low |
| Propagation Delay | 120 ns typical at VDD = 10 V - suitable for static and multiplexed display applications up to ~1 MHz update rates |
Pinout & Package
TSSOP-16 (PW) package: 4.4 mm × 5.0 mm body, 0.65 mm lead pitch, 1.2 mm max height, RoHS-compliant NIPDAU finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (LE) | Latch Enable Input | Rising-edge sensitive control signal; latches BCD input when transitioned from low to high |
| 2–5 (D0–D3) | BCD Data Inputs | 4-bit binary-coded decimal input (D0 = LSB); Schmitt-triggered for noise rejection |
| 6–7, 9–10, 12–13 (a–g) | Segment Outputs | Active-low open-drain outputs driving LED segments a through g; no internal current limiting |
| 8 (VSS) | Ground | Reference return path for all logic and output circuits |
| 16 (VDD) | Positive Supply | Single power rail supporting 3 V to 18 V operation; determines output drive strength and LED brightness |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Latch + Decoder | Eliminates need for external D-type flip-flops in BCD display systems, reducing component count and PCB area |
| Wide Supply Range (3–18 V) | Enables direct use with 5 V microcontrollers, 12 V industrial panels, or 3.3 V battery-backed systems via level-adjusted VDD |
| Open-Drain Segment Outputs | Allows flexible LED configuration (common-anode), supports wired-OR logic, and simplifies brightness tuning via VDD adjustment |
| Schmitt-Trigger Inputs | Provides >1 V hysteresis on D0–D3 and LE pins, rejecting noise in noisy industrial or automotive environments |
Applications
| Industrial Panel Meters | Digital Multimeters |
|---|---|
Use Scenario: Front-panel numeric readout in programmable logic controller (PLC) I/O modules with 4-digit LED display. IC Role / Device Role / Timing Role: Latches BCD data from microcontroller SPI/I²C-to-parallel converter and drives segments directly. Use Value: Reduces bill-of-materials by integrating latch and decoder; wide VDD range accommodates 12 V panel supply without regulator. | Use Scenario: 3½-digit display subsystem in handheld multimeter with auto-ranging ADC interface. IC Role / Device Role / Timing Role: Receives BCD output from ADC's built-in display driver and holds digit values during measurement cycles. Use Value: Schmitt-trigger inputs prevent false latching from analog section noise; open-drain outputs simplify LED current control. |
| Appliance Control Panels | Test Equipment Counters |
Use Scenario: Oven timer and temperature display in smart kitchen appliances using common-anode 7-segment modules. IC Role / Device Role / Timing Role: Drives four digits via multiplexed enable signals from MCU GPIO, with latch holding digit data during blanking intervals. Use Value: TSSOP-16 footprint saves space vs. legacy DIP; 3 V minimum VDD supports low-power sleep mode operation. | Use Scenario: Frequency counter front-end displaying measured Hz/kHz values on benchtop test equipment. IC Role / Device Role / Timing Role: Interfaces with counter IC's parallel BCD output bus and provides stable segment drive during high-speed counting bursts. Use Value: 120 ns propagation delay ensures accurate digit updates at 1 MHz counter clock rates; latch prevents display glitches during data transitions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar BCD-to-7-segment latch/decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4056BPW | Same pinout and function but includes blanking input (BI) and lamp test (LT) controls; identical VDD range and output drive | Required when system needs dynamic display blanking or segment verification during startup/calibration | Select CD4056BPW if BI/LT functionality is needed; otherwise CD4054BPW offers simpler control interface |
| MC14495P | Pin-compatible 16-pin DIP; same BCD decode and latch function but no Schmitt-trigger inputs; max VDD = 15 V | Suitable for legacy designs using through-hole assembly or where input noise immunity is not critical | Choose MC14495P only for DIP-based retrofits; CD4054BPW provides superior noise immunity and modern TSSOP packaging |
Compared with CD4056BPW and MC14495P, the CD4054BPW delivers optimal balance of noise-immune inputs, compact TSSOP packaging, and simplified control-ideal for new designs prioritizing reliability and board space over auxiliary test/blanking features.
Availability
CD4054BPW is available at Aetrix Electronics and suitable for industrial panel meters, digital multimeters, appliance control panels, and test equipment counters requiring stable component supply and long-term manufacturability.
Supply support for CD4054BPW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 90 years of innovation in industrial, automotive, and consumer electronics.
The CD4054BPW belongs to TI's legacy CMOS logic family, designed specifically for robust, low-power digital display interfacing in harsh or resource-constrained environments.
FAQ
What is the maximum recommended supply voltage for CD4054BPW?
The CD4054BPW is rated for operation from 3 V to 18 V DC. While absolute maximum rating is 20 V, continuous operation above 18 V risks parametric shift and reduced reliability. For stable long-term performance in industrial applications, maintain VDD within 3 V–18 V, with 5 V or 12 V being most common. The CD4054BPW output drive strength scales with VDD, so higher voltages increase segment current capability.
Does CD4054BPW support common-cathode LED displays?
No, the CD4054BPW does not support common-cathode LED displays. Its segment outputs (a–g) are active-low open-drain, intended for direct connection to common-anode configurations where the anodes are tied to VDD and cathodes are driven low. To drive common-cathode displays, an external inverter or P-channel driver stage would be required - making CD4054BPW unsuitable without added components.
Is CD4054BPW pin-compatible with CD4056BPW?
Yes, CD4054BPW is pin-compatible with CD4056BPW in the TSSOP-16 (PW) package. Both share identical pin assignments for VDD, VSS, D0–D3, LE, and segment outputs a–g. However, CD4056BPW adds dedicated BI (blanking input) and LT (lamp test) pins at positions 14 and 15, which are no-connect (NC) on CD4054BPW. This allows drop-in replacement where BI/LT are unused.
What is the purpose of the latch enable (LE) input on CD4054BPW?
The latch enable (LE) input on CD4054BPW controls data capture timing: a rising edge on LE transfers the current state of D0–D3 into the internal latch, freezing the BCD value for decoding and segment output. While LE is low, outputs remain stable regardless of input changes - preventing display flicker during asynchronous data updates. This makes CD4054BPW ideal for systems where BCD data arrives intermittently or overlaps with display refresh cycles.
Can CD4054BPW drive multiple digits in a multiplexed display?
Yes, CD4054BPW can drive individual digits in a multiplexed 7-segment display, but requires external digit-select logic (e.g., decoder or transistor array) since it lacks built-in digit enable or blanking control. Each CD4054BPW handles one digit; its latch holds the BCD value while the corresponding digit is activated. For multi-digit systems, multiple CD4054BPW devices or time-multiplexed use with shared segment lines and discrete digit drivers is standard practice.
CD4054BPW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Display Type:
- LCD
- Configuration:
- 4 Segment
- Interface:
- -
- Digits or Characters:
- -
- Current - Supply:
- 40 nA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
CD4054BPW FAQ
1.How can I place an order for CD4054BPW through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4054BPW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4054BPW reliable?
The price and inventory of CD4054BPW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4054BPW is usually 5 days.
3.What payment methods are accepted for CD4054BPW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4054BPW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4054BPW?
CD4054BPW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4054BPW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4054BPW?
For technical support, including CD4054BPW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4054BPW requirements.
6.How does Aetrix verify that CD4054BPW is sourced from the original manufacturer or authorized distributors?
All CD4054BPW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4054BPW meets industry standards.
7.What is the process for return or replacement of CD4054BPW?
All CD4054BPW units undergo pre-shipment inspection (PSI). If there is an issue with CD4054BPW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4054BPW part is unused and in its original packaging.
Return procedure for CD4054BPW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4054BPW Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
