Texas Instruments CD4054BPWRE4
- Part No.:
- CD4054BPWRE4
- Manufacturer:
- Texas Instruments
- Category:
- Display Drivers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
CD4054BPWRE4.pdf
- Description:
- IC DRVR 4 SEGMENT 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,753
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4054BPWRE4 from Texas Instruments is a CMOS BCD-to-7-segment latch/decoder driver IC designed for direct LED segment control in digital displays. It accepts 4-bit BCD input, latches data, decodes to active-low 7-segment outputs (a–g), and features blanking (BL) and phase (PH) inputs for display multiplexing and polarity control. Operates over –55°C to +125°C with supply voltage range 3 V to 18 V.
For engineers reviewing the CD4054BPWRE4 datasheet, CD4054BPWRE4 pinout, CD4054BPWRE4 application, or CD4054BPWRE4 equivalent, this device is selected for low-power, high-voltage-tolerant LED display interfaces requiring latch+decode integration in space-constrained industrial and instrumentation panels.
Technical Context
The CD4054BPWRE4 implements synchronous latching followed by static BCD-to-7-segment decoding with open-drain outputs capable of sinking up to 10 mA per segment at 15 V. Its PH input selects common-anode (PH = HIGH) or common-cathode (PH = LOW) LED drive configuration, while BL enables global segment blanking independent of latched data.
Unlike the CD4056B (which includes built-in current limiting), the CD4054BPWRE4 relies on external series resistors for LED current control and does not integrate display memory beyond its internal 4-bit latch. It shares pin compatibility and functional architecture with the CD4054B family but is specifically packaged in a 16-pin TSSOP (PW) variant with RoHS-compliant NiPdAu lead finish.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | CMOS - ensures low static power consumption and high noise immunity in mixed-signal environments. |
| Supply Voltage Range | 3 V to 18 V - supports direct interface with legacy 5 V, 12 V, or battery-backed systems without level-shifting. |
| Output Type | Active-low open-drain - requires external pull-up or LED anode connection; enables flexible common-anode/cathode topology via PH pin. |
| Segment Drive Capability | Sinks ≥10 mA per output at VDD = 15 V - sufficient to drive standard LEDs with appropriate series resistance. |
| Operating Temperature | –55°C to +125°C - qualified for extended industrial and automotive under-hood applications. |
| Input Compatibility | Standard CMOS logic thresholds - compatible with TTL, LSTTL, and other CMOS outputs across full supply range. |
Pinout & Package
TSSOP-16 (PW) package: 4.4 mm × 5.0 mm body, 0.65 mm pitch, 1.2 mm max height, exposed pad not electrically connected. RoHS-compliant NiPdAu finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A) | BCD Input A (LSB) | Accepts least-significant BCD bit; CMOS-compatible input threshold scales with VDD. |
| 2 (B) | BCD Input B | Second BCD bit; latched on rising edge of LE; no internal pull-up/pull-down. |
| 3 (C) | BCD Input C | Third BCD bit; timing-critical path shared with latch enable propagation delay. |
| 4 (D) | BCD Input D (MSB) | Most-significant BCD bit; defines decoded digit 0–9; undefined states (10–15) yield blanked output. |
| 5 (LE) | Latch Enable | Active-HIGH edge-triggered latch control; data sampled on rising edge; holds until next LE pulse. |
| 6 (BL) | Blanking Input | Active-HIGH global blanking; forces all segment outputs HIGH (open-drain inactive) regardless of latch content. |
| 7 (PH) | Phase Control | Selects LED topology: HIGH = common-anode drive (outputs sink), LOW = common-cathode (outputs source via external PNP). |
| 8 (VSS) | Ground | Reference for all inputs and outputs; must be low-impedance connection to minimize ground bounce in multi-digit displays. |
| 9 (a) | Segment a Output | Active-low open-drain output for top horizontal LED segment; requires external pull-up or anode tie to VDD. |
| 10 (b) | Segment b Output | Active-low output for upper-right vertical segment; identical electrical specs to pin 9. |
| 11 (c) | Segment c Output | Active-low output for lower-right vertical segment; shares same DC and AC characteristics as pins 9–10. |
| 12 (d) | Segment d Output | Active-low output for bottom horizontal segment; used in "8" and "0" digit rendering. |
| 13 (e) | Segment e Output | Active-low output for lower-left vertical segment; critical for "6", "8", "9" digit formation. |
| 14 (f) | Segment f Output | Active-low output for upper-left vertical segment; required for "4", "5", "6", "8", "9". |
| 15 (g) | Segment g Output | Active-low output for middle horizontal segment; distinguishes "8" from "0" and enables "3", "9". |
| 16 (VDD) | Positive Supply | Power rail for logic and output stages; bypass capacitor (0.1 µF ceramic) recommended within 5 mm of pin. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated latch + decoder | Eliminates need for separate 74HC373 and 74HC4511 stages, reducing board area and interconnect complexity in multi-digit displays. |
| Wide supply voltage range (3–18 V) | Enables direct use in 12 V industrial HMIs or 5 V microcontroller systems without voltage translation or regulator overhead. |
| Configurable LED drive polarity (PH pin) | Supports both common-anode and common-cathode displays from single BOM item, simplifying inventory and design reuse. |
| Global blanking (BL pin) | Allows flicker-free digit multiplexing or emergency display disable without CPU intervention or software latency. |
| High-temperature operation (–55°C to +125°C) | Validated for deployment in sealed enclosures, motor control panels, or outdoor instrumentation without derating. |
Applications
| Industrial Panel Meters | Automotive Instrument Clusters |
|---|---|
Use Scenario: 4-digit LED display showing real-time pressure, temperature, or flow rate in factory-floor PLC interfaces. IC Role / Device Role / Timing Role: CD4054BPWRE4 acts as the final-stage segment driver, receiving latched BCD from MCU via parallel bus and driving individual LED segments with precise blanking synchronization. Use Value: Its wide VDD range allows direct 12 V rail connection, eliminating level shifters; BL pin enables seamless digit scanning at 500 Hz without display artifacts. | Use Scenario: Multi-function dashboard display showing speed, RPM, and fuel level using discrete 7-segment modules. IC Role / Device Role / Timing Role: CD4054BPWRE4 serves as a dedicated segment controller per digit, interfacing with CAN-connected microcontroller and handling local blanking and phase selection. Use Value: –55°C to +125°C rating ensures reliability across engine bay thermal cycles; PH pin accommodates mixed LED polarity across instrument cluster zones. |
| Test & Measurement Equipment | Legacy System Upgrades |
Use Scenario: Bench multimeter or oscilloscope front-panel display requiring stable, low-noise digit rendering during analog signal acquisition. IC Role / Device Role / Timing Role: CD4054BPWRE4 provides isolated, latch-based digit update to prevent partial-digit corruption during MCU interrupt servicing. Use Value: CMOS input structure rejects EMI from nearby switching supplies; open-drain outputs allow precise current setting per segment for uniform brightness calibration. | Use Scenario: Retrofitting aging 4054-based equipment where original PDIP parts are obsolete or unavailable. IC Role / Device Role / Timing Role: CD4054BPWRE4 replaces CD4054BE in surface-mount redesigns, maintaining identical logic behavior and timing while enabling automated assembly. Use Value: Pin-compatible with CD4054BE in 16-pin layout (with adapter footprint), and PW package supports reflow-compatible manufacturing without through-hole tooling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar BCD-to-7-segment latch/decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4054BE | Same logic function and pinout, but in 16-pin PDIP (N) package; no RoHS compliance; higher profile (4.57 mm); lead finish is NiPdAu but not MSL-rated. | Preferred for through-hole prototyping, legacy repair, or sockets; unsuitable for automated SMT lines or high-density layouts. | Select CD4054BE only when manual assembly, socketing, or backward compatibility with existing DIP footprints is required. |
| CD4056BMT | Functionally identical latch/decoder but includes integrated current-limiting transistors on outputs; SOIC-16 package; obsolete status per TI documentation. | Reduces external resistor count but limits maximum segment current to ~1.5 mA; incompatible with high-brightness LED requirements. | Choose CD4054BPWRE4 over CD4056BMT when >5 mA segment drive, RoHS compliance, or active production support is mandatory. |
Compared with CD4054BE and CD4056BMT, the CD4054BPWRE4 delivers modern SMT manufacturability, guaranteed RoHS compliance, and full 10 mA segment drive-making it the optimal choice for new designs requiring long-term component availability and industrial-grade thermal performance.
Availability
CD4054BPWRE4 is available at Aetrix Electronics and suitable for industrial panel meters, automotive instrument clusters, and test equipment requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD4054BPWRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic ICs, with decades of heritage in CMOS logic families including the 4000-series.
The CD4054BPWRE4 belongs to TI's legacy 4000B-series CMOS logic portfolio, engineered for robustness in harsh environments and designed to serve as a reliable, drop-in upgrade path for 4054-based display subsystems in industrial and transportation systems.
FAQ
What is the maximum segment output current specification for CD4054BPWRE4?
The CD4054BPWRE4 is specified to sink at least 10 mA per segment output (pins a–g) at VDD = 15 V and TA = 25°C. This value decreases slightly at higher temperatures or lower supply voltages; design margin should include derating to 8 mA for continuous operation across –55°C to +125°C. External series resistors must be sized accordingly to limit LED current and ensure thermal stability of the CD4054BPWRE4.
Does CD4054BPWRE4 support direct connection to common-cathode LED displays?
Yes, CD4054BPWRE4 supports common-cathode LED displays when the PH pin is held LOW. In this mode, segment outputs (a–g) become active-low and sink current from LED anodes tied to VDD, while cathodes connect to ground. For common-anode configurations, set PH HIGH so outputs sink current from LED cathodes tied to ground. No external transistor inversion is needed - polarity is fully controlled by the PH pin.
Is CD4054BPWRE4 pin-compatible with CD4054BE?
Yes, CD4054BPWRE4 is functionally and pinout-compatible with CD4054BE, sharing identical 16-pin assignment and logic behavior. However, the PW package has 0.65 mm pitch versus the BE's 2.54 mm DIP pitch, requiring PCB footprint adaptation. Signal timing, voltage thresholds, and DC parameters match exactly - only mechanical mounting differs.
What is the purpose of the BL (blanking) input on CD4054BPWRE4?
The BL input on CD4054BPWRE4 is an active-HIGH global blanking control that forces all segment outputs (a–g) into high-impedance (open-drain off) state, regardless of latched BCD data or PH setting. This enables flicker-free multiplexing across multiple digits, rapid display shutdown during fault conditions, or synchronization with external timing signals - all without altering the internal latch contents.
Can CD4054BPWRE4 operate from a 3.3 V supply?
Yes, CD4054BPWRE4 is fully specified down to 3 V supply voltage. At 3.3 V, output sink current capability reduces to approximately 1.2 mA per segment (per TI characterization data), which is sufficient for low-current indicator LEDs or high-efficiency green/red types. Logic inputs remain compatible with 3.3 V CMOS levels, and propagation delays increase modestly - typical tPLH/tPHL remains under 120 ns at 3.3 V and 25°C.
CD4054BPWRE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Display Type:
- LCD
- Configuration:
- 4 Segment
- Interface:
- -
- Digits or Characters:
- -
- Current - Supply:
- 40 nA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
CD4054BPWRE4 FAQ
1.How can I place an order for CD4054BPWRE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4054BPWRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4054BPWRE4 reliable?
The price and inventory of CD4054BPWRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4054BPWRE4 is usually 5 days.
3.What payment methods are accepted for CD4054BPWRE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4054BPWRE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4054BPWRE4?
CD4054BPWRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4054BPWRE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4054BPWRE4?
For technical support, including CD4054BPWRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4054BPWRE4 requirements.
6.How does Aetrix verify that CD4054BPWRE4 is sourced from the original manufacturer or authorized distributors?
All CD4054BPWRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4054BPWRE4 meets industry standards.
7.What is the process for return or replacement of CD4054BPWRE4?
All CD4054BPWRE4 units undergo pre-shipment inspection (PSI). If there is an issue with CD4054BPWRE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4054BPWRE4 part is unused and in its original packaging.
Return procedure for CD4054BPWRE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4054BPWRE4 Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
