Texas Instruments CD4054BPWRG4
- Part No.:
- CD4054BPWRG4
- Manufacturer:
- Texas Instruments
- Category:
- Display Drivers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
CD4054BPWRG4.pdf
- Description:
- IC DRVR 4 SEGMENT 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,391
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4054BPWRG4 from Texas Instruments is a CMOS BCD-to-7-segment latch/decoder driver IC designed for direct LED segment control in digital displays. It accepts 4-bit BCD input, latches data, decodes to active-low 7-segment outputs (a–g), and features blanking (BL) and phase (PH) controls for multiplexed display timing. Operates over −55°C to +125°C with supply voltage range 3 V to 18 V.
For engineers reviewing the CD4054BPWRG4 datasheet, CD4054BPWRG4 pinout, CD4054BPWRG4 application, or CD4054BPWRG4 equivalent, key selection criteria include its active-low open-drain segment outputs, built-in latch function, wide VDD tolerance, and TSSOP-16 package suitability for space-constrained industrial panel meters and legacy instrumentation interfaces.
Technical Context
The CD4054BPWRG4 implements a synchronous latch followed by BCD-to-7-segment decoding logic, with all seven segment outputs (a–g) configured as open-drain N-channel MOSFETs capable of sinking up to 1.5 mA per segment at VDD = 5 V. Its BL (blanking) input overrides decoding to force all outputs high, while PH (phase) enables alternating polarity drive for AC-coupled LED matrices.
This device belongs to the CD405xB family sharing identical logic architecture and DC electrical characteristics with CD4054B, CD4055B, and CD4056B - differing only in output configuration (e.g., CD4056B provides active-high outputs). All variants use standard CMOS process technology and exhibit typical propagation delays of 60 ns at VDD = 10 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | BCD-to-7-segment latch/decoder with active-low open-drain outputs (a–g) |
| Supply Voltage Range | 3 V to 18 V - supports battery-powered and industrial rail systems without level-shifting |
| Output Drive Type | Open-drain N-channel MOSFET - requires external pull-up resistors; enables direct LED cathode sinking |
| Input Compatibility | CMOS-level inputs - compatible with CD4000-series, 74HC, and microcontroller GPIOs |
| Operating Temperature | −55°C to +125°C - qualified for extended industrial and aerospace environments |
| Propagation Delay | 60 ns max at VDD = 10 V - sufficient for static and low-frequency multiplexed displays (≤1 kHz) |
Pinout & Package
TSSOP-16 package (PW suffix), 4.4 mm × 5.0 mm body, 1.2 mm max height, 0.65 mm lead pitch, RoHS-compliant NiPdAu lead finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (BL) | Blanking Input | Active-high signal forcing all segment outputs high (blanking); overrides latch and decode |
| 2 (A) | BCD Input A (LSB) | Least-significant BCD bit; sampled on rising edge of clock when latch enable is active |
| 3 (B) | BCD Input B | Second BCD bit; part of 4-bit parallel BCD input bus (A–D) |
| 4 (C) | BCD Input C | Third BCD bit; latched synchronously with clock and LE |
| 5 (D) | BCD Input D (MSB) | Most-significant BCD bit; completes 4-bit BCD word for decoding |
| 6 (LE) | Latch Enable Input | Active-high control enabling transparent latch mode; data held when LE is low |
| 7 (VSS) | Ground | Reference node for all inputs and outputs; must be connected to system ground plane |
| 8 (a) | Segment a Output | Open-drain output driving LED segment 'a'; sinks current when decoded segment is active |
| 9 (b) | Segment b Output | Open-drain output for segment 'b'; requires external pull-up to VDD or display anode rail |
| 10 (c) | Segment c Output | Open-drain output for segment 'c'; shares same drive capability and timing as other segments |
| 11 (d) | Segment d Output | Open-drain output for segment 'd'; compatible with common-cathode LED displays |
| 12 (e) | Segment e Output | Open-drain output for segment 'e'; no internal current limiting - external resistor required |
| 13 (f) | Segment f Output | Open-drain output for segment 'f'; supports multiplexed operation via BL/PH coordination |
| 14 (g) | Segment g Output | Open-drain output for segment 'g'; final segment output in standard 7-segment layout |
| 15 (PH) | Phase Control Input | Active-high signal toggling output polarity logic - used for AC-driven LED matrix biasing |
| 16 (VDD) | Positive Supply | CMOS supply rail; powers internal logic and defines output high-level reference |
Key Features
| Feature | Design Value |
|---|---|
| Latched BCD input | Eliminates need for continuous bus hold; allows asynchronous updates without display flicker |
| Active-low open-drain outputs | Enables direct interface to common-cathode LED displays and simplifies current-setting resistor placement |
| Dual control inputs (BL, PH) | Supports full display blanking and AC-coupled LED drive for reduced electrode degradation |
| Wide supply range (3–18 V) | Permits single-supply operation across 5 V, 12 V, and 15 V industrial systems without regulators |
| Extended temperature rating | Validated operation from −55°C to +125°C ensures reliability in uncontrolled environmental enclosures |
Applications
| Industrial Panel Meters | Legacy Test Equipment Displays |
|---|---|
Use Scenario: Driving 7-segment LED digits in analog/digital multimeters and programmable power supplies where long-term stability and wide temperature operation are critical. IC Role / Device Role / Timing Role: Segment driver with integrated latch - receives BCD from MCU or counter IC and directly sources/sinks LED current via open-drain outputs. Use Value: Eliminates external latch and discrete transistor array; reduces component count and improves thermal margin in sealed instrument housings. | Use Scenario: Replacing obsolete TTL-based display drivers in aging oscilloscopes, spectrum analyzers, and signal generators requiring drop-in compatibility and extended life support. IC Role / Device Role / Timing Role: BCD-to-7-segment decoder with blanking control - interfaces to vintage 4-bit parallel buses and drives common-cathode LED modules. Use Value: Maintains identical pinout and logic behavior versus original CD4054B, enabling field upgrades without PCB revision. |
| Avionics Annunciator Panels | Energy Meter Digit Drivers |
Use Scenario: Driving segmented indicators in cockpit warning systems where EMI resilience, latch retention during power transients, and −55°C cold-start capability are mandated. IC Role / Device Role / Timing Role: Latched display controller - holds digit state during brief power interruptions and coordinates blanking with system health monitoring signals. Use Value: Built-in latch prevents display corruption during avionics reset sequences; wide VDD range accommodates 28 V aircraft bus with minimal derating. | Use Scenario: Controlling 4-digit LED readouts in DIN-rail mounted kWh meters operating continuously at 60°C ambient inside distribution cabinets. IC Role / Device Role / Timing Role: Low-power segment driver - operates at 5 V with <1 µA quiescent current when outputs inactive, reducing self-heating in sealed enclosures. Use Value: CMOS construction minimizes standby power; TSSOP-16 footprint enables dense layout alongside metrology SoCs and isolation barriers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar BCD-to-7-segment latch/decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4054BE | Same logic function and pinout; PDIP-16 package with 2.54 mm lead pitch and 506 mm tube length | Through-hole assembly; suited for prototyping, repair, and legacy wave-solder production | Select CD4054BE for hand-soldered test fixtures or replacement in existing through-hole designs |
| CD4054BM96 | Identical functionality; SOIC-16 (D package), 3.9 mm width, 1.27 mm pitch, tape-and-reel packaging (2500 pcs) | Surface-mount alternative with larger footprint than TSSOP but higher thermal mass and easier rework | Choose CD4054BM96 when board layout lacks fine-pitch capability or requires higher moisture resistance than TSSOP |
Compared with CD4054BE and CD4054BM96, the CD4054BPWRG4 offers the smallest PCB footprint (4.4 × 5.0 mm), highest density packaging (90 pcs/tube), and optimized thermal profile for convection-cooled industrial displays - making it preferred for new compact designs where space and automated assembly efficiency are prioritized.
Availability
CD4054BPWRG4 is available at Aetrix Electronics and suitable for industrial panel meters, avionics annunciators, and energy meter digit drivers requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD4054BPWRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic ICs, with decades of heritage in CMOS logic design and industrial-grade qualification.
The CD405xB series was developed to provide robust, latch-integrated display drivers for legacy and mission-critical instrumentation - emphasizing wide voltage operation, latch retention, and compatibility with both modern microcontrollers and vintage TTL systems.
FAQ
What is the maximum sink current per segment output on the CD4054BPWRG4?
The CD4054BPWRG4 segment outputs (pins 8–14) are open-drain N-channel MOSFETs rated for 1.5 mA sink current per segment at VDD = 5 V and 25°C. This value decreases with rising temperature and lower VDD; at VDD = 15 V, the absolute maximum is 3.5 mA. External current-limiting resistors must be sized accordingly to avoid exceeding these limits in the CD4054BPWRG4.
Does the CD4054BPWRG4 require external pull-up resistors on its segment outputs?
Yes, the CD4054BPWRG4 segment outputs (a–g) are open-drain and require external pull-up resistors to VDD or the LED anode supply rail. Typical values range from 1 kΩ to 10 kΩ depending on desired LED brightness and VDD. No internal pull-ups exist - omitting external resistors will result in undefined or non-functional segment states in the CD4054BPWRG4.
Can the CD4054BPWRG4 drive common-anode LED displays?
No, the CD4054BPWRG4 is designed exclusively for common-cathode LED displays due to its active-low open-drain outputs. To drive common-anode configurations, an external inverting buffer or PNP transistor stage is required. The CD4056B variant - not the CD4054BPWRG4 - provides active-high outputs suitable for common-anode use.
What is the function of the PH (Phase) input on the CD4054BPWRG4?
The PH input on the CD4054BPWRG4 controls output polarity inversion logic: when PH = HIGH, segment outputs behave normally (active-low); when PH = LOW, the decoded segment pattern is inverted - useful for AC-coupled LED matrix drive to prevent electrochemical degradation. This feature is unique to the CD4054B/CD4056B family and is fully operational in the CD4054BPWRG4.
Is the CD4054BPWRG4 pin-compatible with the CD4054BE or CD4054BM96?
Yes, the CD4054BPWRG4 shares identical pinout, logic function, and electrical specifications with CD4054BE (PDIP-16) and CD4054BM96 (SOIC-16). All three are functionally interchangeable in circuit design - only package dimensions, thermal characteristics, and assembly methods differ. Layout adaptation is required solely for the TSSOP-16 footprint of the CD4054BPWRG4.
CD4054BPWRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Display Type:
- LCD
- Configuration:
- 4 Segment
- Interface:
- -
- Digits or Characters:
- -
- Current - Supply:
- 40 nA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
CD4054BPWRG4 FAQ
1.How can I place an order for CD4054BPWRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4054BPWRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4054BPWRG4 reliable?
The price and inventory of CD4054BPWRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4054BPWRG4 is usually 5 days.
3.What payment methods are accepted for CD4054BPWRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4054BPWRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4054BPWRG4?
CD4054BPWRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4054BPWRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4054BPWRG4?
For technical support, including CD4054BPWRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4054BPWRG4 requirements.
6.How does Aetrix verify that CD4054BPWRG4 is sourced from the original manufacturer or authorized distributors?
All CD4054BPWRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4054BPWRG4 meets industry standards.
7.What is the process for return or replacement of CD4054BPWRG4?
All CD4054BPWRG4 units undergo pre-shipment inspection (PSI). If there is an issue with CD4054BPWRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4054BPWRG4 part is unused and in its original packaging.
Return procedure for CD4054BPWRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4054BPWRG4 Tags

-
PCA8561AHN/AY
NXP Semiconductors

-
SN74LS47N
Texas Instruments

-
PCF85176T/1Y
NXP Semiconductors

-
PCF85176H/1,518
NXP Semiconductors

-
BU9796AMUV-E2
Rohm Semiconductor

-
PCA85176H/Q900/1,5
NXP Semiconductors

-
PCF8537AH/1,518
NXP Semiconductors

-
LM3914VX/NOPB
Texas Instruments

-
PCF85134HL/1,118
NXP Semiconductors

-
AS1115-BSST
ams-OSRAM USA INC.

-
PCA8534AH/Q900/1,5
NXP Semiconductors

-
LM3914V/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
