Texas Instruments CD4068BM
- Part No.:
- CD4068BM
- Manufacturer:
- Texas Instruments
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD4068BM.pdf
- Description:
- IC 8INPUT NAND/AND GATE 14-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,846
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4068BM from Texas Instruments is an 8-input NAND gate CMOS logic IC in a 14-pin SOIC package, operating across -55°C to +125°C, with typical propagation delay of 90 ns at 5 V and supply current of 20 µA at 10 V. It serves as a high-noise-immunity combinational logic element in industrial control timing circuits and sensor interface signal conditioning.
For engineers reviewing the CD4068BM datasheet, CD4068BM pinout, CD4068BM application, or CD4068BM equivalent, key selection considerations include its wide temperature range, low static power consumption, dual-supply compatibility (3–18 V), and compatibility with legacy CD4000-series logic families in mixed-voltage system designs.
Technical Context
The CD4068BM implements a single 8-input NAND function using standard CMOS transistor pairs, with symmetrical input thresholds at 50% VDD and rail-to-rail output swing. Its architecture supports direct interfacing with TTL, NMOS, and other CMOS families without level-shifting.
All eight inputs are fully buffered and electrically identical, with no internal fan-in hierarchy or cascaded gates-each input drives the same NAND core directly. The device exhibits no internal latching, clocking, or state retention; it operates strictly as a combinatorial logic gate with no setup/hold timing requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Single 8-input NAND gate - provides one active-low output per full Boolean AND-of-eight-inputs inversion. |
| Supply Voltage Range | 3 V to 18 V - enables operation in battery-powered, industrial 12 V, and legacy 5 V systems without external regulators. |
| Propagation Delay | 90 ns max at VDD = 5 V, CL = 50 pF - defines maximum timing budget for critical path logic in slow-speed control sequencers. |
| Input Threshold | VIH = 0.5 × VDD, VIL = 0.5 × VDD - ensures consistent noise margin and predictable switching across full supply range. |
| Quiescent Current | 20 µA max at VDD = 10 V - enables use in always-on monitoring circuits with microamp-level standby power budgets. |
| Output Drive | IOH/IOL = ±4.2 mA at VDD = 15 V - sufficient to drive 10 LS-TTL loads or parallel CMOS inputs without buffering. |
Pinout & Package
CD4068BM is housed in a 14-lead SOIC (D) package, 3.9 mm wide, 8.75 mm long, and 1.75 mm maximum height, compliant with JEDEC MS-012 variation AB and RoHS-compliant NIPDAU lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 8, 9 | Input A–H | Eight logically equivalent NAND inputs; all share identical DC specs, AC timing, and ESD protection structure. |
| 7 | GND | Ground reference for all internal circuitry and output stage; must be low-impedance connection to minimize ground bounce. |
| 10 | Output Y | Active-low open-drain–compatible CMOS output; swings rail-to-rail and sources/sinks up to ±4.2 mA. |
| 14 | VDD | Positive supply terminal; accepts 3–18 V; requires local 0.1 µF ceramic decoupling within 5 mm of pin. |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | Operates from 3 V to 18 V - eliminates need for separate voltage rails when interfacing with mixed-supply subsystems. |
| High Noise Immunity | Input noise margin ≥ 45% of VDD - prevents false triggering in electrically noisy industrial environments (e.g., motor drives, PLC I/O). |
| Low Power Consumption | Static IDD ≤ 20 µA - supports energy-sensitive applications such as remote sensor nodes powered by coin cells or energy harvesters. |
| Temperature Robustness | Rated for -55°C to +125°C - validated for under-hood automotive, downhole oil/gas, and military-grade enclosure deployments. |
| CMOS Input Compatibility | No input current flow (±100 nA max) - allows direct connection to high-impedance sources like potentiometers, thermistors, or comparator outputs. |
Applications
| Industrial Sequence Control | Legacy System Logic Upgrade |
|---|---|
|
Use Scenario: Monitoring eight discrete machine status signals (e.g., door closed, pressure OK, temp in range, safety interlock engaged) before enabling a hydraulic actuator. IC Role / Device Role / Timing Role: Combinatorial enable gate that asserts low only when all eight conditions are simultaneously true. Use Value: Replaces discrete diode-resistor logic or multiple smaller NANDs, reducing board area and solder joints while maintaining deterministic timing. |
Use Scenario: Retrofitting obsolete 74S30 or 74LS30 8-input NANDs in aging test equipment where PCB layout cannot be modified. IC Role / Device Role / Timing Role: Drop-in functional replacement with identical pinout and logic behavior, requiring only VDD adjustment from 5 V to 15 V if needed. Use Value: Eliminates obsolescence risk while preserving existing firmware, timing margins, and mechanical fit in field-replaceable modules. |
| Multi-Sensor Alarm Aggregation | Programmable Logic Interface |
|
Use Scenario: Consolidating fault flags from eight independent environmental sensors (smoke, CO, humidity, motion, etc.) into a single alarm line for microcontroller interrupt. IC Role / Device Role / Timing Role: Hardware-level OR-of-faults implemented as NAND-of-inverted-signals, providing immediate response without MCU polling latency. Use Value: Guarantees sub-100 ns fault detection - faster than typical MCU ISR latency - enabling fail-safe shutdown in safety-critical systems. |
Use Scenario: Acting as a configurable logic block in FPGA-adjacent glue logic, where programmable I/O pins feed into CD4068BM inputs to generate custom enable signals for analog front-ends. IC Role / Device Role / Timing Role: Static logic translator between FPGA I/O banks (3.3 V) and legacy analog ICs (12 V), leveraging CMOS level tolerance. Use Value: Avoids dedicated level translators; uses inherent VDD-referenced input thresholds to accept 3.3 V logic while driving 12 V analog enable lines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-input NAND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4068BM96.A | Same die, identical electrical specs, but supplied in 2500-piece large tape-and-reel with Q1 pin-1 orientation marking. | Optimized for automated SMT assembly; same thermal and reliability performance as CD4068BM. | Select CD4068BM96.A for high-volume production; CD4068BM remains valid for prototyping or small-batch builds. |
| CD4068BNSR | Same logic function and specs, but in SOP-14 (NS) package with 1.27 mm pitch and 10.4 mm body width. | Requires PCB footprint change; slightly higher parasitic capacitance may increase propagation delay by ≤5 ns. | Choose CD4068BNSR only when SOIC-14 (D) footprint is unavailable or when SOP-specific board standards apply. |
Compared with CD4068BM, CD4068BM96.A offers identical functionality with optimized packaging for volume SMT, while CD4068BNSR provides the same logic in a wider SOP package requiring layout revision - neither is pin-compatible without footprint adaptation.
Availability
CD4068BM is available at Aetrix Electronics and suitable for industrial sequence control, multi-sensor alarm aggregation, and programmable logic interface applications requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD4068BM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial and automotive qualification.
The CD4068BM belongs to TI's legacy CD4000B series of radiation-tolerant, wide-voltage CMOS logic devices, designed for reliability-critical applications where long-term stability and temperature resilience outweigh speed requirements.
FAQ
What is the maximum operating frequency of the CD4068BM?
The CD4068BM is not characterized for maximum clock frequency due to its combinatorial nature. Its usable toggle rate depends on propagation delay (90 ns max at 5 V) and load capacitance. For a 50 pF load, the practical limit is approximately 5 MHz under worst-case conditions. The CD4068BM does not include internal clock circuitry or synchronous elements, so frequency limits derive solely from RC time constants in the application layout.
Can CD4068BM drive TTL loads directly?
Yes, the CD4068BM can drive standard TTL loads directly when operated at VDD ≥ 4.5 V. At 5 V supply, its output sink current (IOL) exceeds 4 mA, satisfying the 1.6 mA requirement for one TTL unit load. However, fan-out is limited to ~2 LS-TTL loads at 15 V due to reduced voltage margin; verify logic thresholds in your specific VDD and temperature conditions using the CD4068BM datasheet graphs.
Is CD4068BM pin-compatible with CD4068BE (PDIP) or CD4068BF (CDIP)?
Yes, CD4068BM is functionally and pinout-compatible with CD4068BE and CD4068BF - all share identical 14-pin numbering: inputs on pins 1–6, 8–9; GND on pin 7; output on pin 10; VDD on pin 14. Mechanical differences exist (SOIC vs. PDIP/CDIP), but the CD4068BM pin mapping matches the industry-standard 4000-series logic layout, enabling direct PCB footprint substitution where package height and thermal constraints allow.
Does CD4068BM support mixed-voltage operation (e.g., 3.3 V inputs with 12 V VDD)?
No, CD4068BM does not support true mixed-voltage operation. Its input thresholds scale with VDD (VIL/VIH ≈ 0.5 × VDD), so 3.3 V inputs applied to a 12 V-powered CD4068BM will register as logic low. To interface lower-voltage signals, use resistive dividers or dedicated level translators - the CD4068BM itself requires input voltages referenced to its own VDD.
What is the MSL rating and reflow profile for CD4068BM?
The CD4068BM carries an MSL Level-1 rating with unlimited floor life and a peak reflow temperature of 260°C. This applies to both CD4068BM and CD4068BM96.A variants. Reflow must follow JEDEC J-STD-020 guidelines for Level-1 components, with ramp rates ≤ 3°C/s and time above 217°C limited to 60–150 seconds. No pre-baking is required prior to reflow soldering.
CD4068BM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- NAND/AND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 8
- Schmitt Trigger Input:
- No
- Output Type:
- Single-Ended
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
CD4068BM FAQ
1.How can I place an order for CD4068BM through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4068BM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4068BM reliable?
The price and inventory of CD4068BM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4068BM is usually 5 days.
3.What payment methods are accepted for CD4068BM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4068BM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4068BM?
CD4068BM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4068BM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4068BM?
For technical support, including CD4068BM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4068BM requirements.
6.How does Aetrix verify that CD4068BM is sourced from the original manufacturer or authorized distributors?
All CD4068BM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4068BM meets industry standards.
7.What is the process for return or replacement of CD4068BM?
All CD4068BM units undergo pre-shipment inspection (PSI). If there is an issue with CD4068BM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4068BM part is unused and in its original packaging.
Return procedure for CD4068BM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4068BM Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
