onsemi CD4069UBCSJX
- Part No.:
- CD4069UBCSJX
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.209", 5.30mm Width)
- Datasheet:
-
CD4069UBCSJX.pdf
- Description:
- IC INVERTER 6CH 1-INP 14SOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,902
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4069UBCSJX from Fairchild Semiconductor is a CMOS hex inverter IC containing six independent inverters, operating across 3.0V–15V supply range, with typical propagation delay of 50 ns at 5V and input capacitance of 6–15 pF. It delivers symmetric rise/fall times, high noise immunity (0.45×VDD), and low quiescent current (0.25 µA at 5V), used in digital logic level translation and oscillator circuits.
For engineers reviewing the CD4069UBCSJX datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage flexibility, output drive capability (±0.64 mA at 5V), temperature range (−55°C to +125°C), package type (14-lead SOP, EIAJ TYPE II), and compatibility with legacy CD4000-series designs.
Technical Context
The CD4069UBCSJX implements six unbuffered CMOS inverter stages using complementary MOS transistors, enabling rail-to-rail output swing and near-zero static power draw. Its input protection diodes clamp to VDD/VSS, supporting robust ESD tolerance without external components.
Propagation delay and transition time scale predictably with supply voltage-tPHL/tPLH drops from 90 ns at 5V to 50 ns at 15V-while output drive strength increases linearly (IOL = 0.64 mA at 5V, 4.2 mA at 15V), making it suitable for both low-power timing and moderate-speed logic interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3.0V to 15V DC - supports battery-powered and industrial systems without level-shifting circuitry |
| Propagation Delay (tPHL/tPLH) | 50 ns typ. at VDD = 5V, CL = 50 pF - enables reliable operation up to ~10 MHz in ring oscillators |
| Output Drive Current | ±0.64 mA at VDD = 5V - sufficient to drive 74L-series TTL loads directly |
| Input Capacitance (CIN) | 6–15 pF per gate - minimizes loading on preceding stage in multi-stage logic networks |
| Quiescent Supply Current (IDD) | 0.25 µA max at VDD = 5V - enables ultra-low-power standby in portable devices |
| Noise Immunity | 0.45 × VDD typ. - provides stable switching under noisy supply or signal conditions |
| Operating Temperature | −55°C to +125°C - qualified for automotive under-hood and industrial control environments |
Pinout & Package
CD4069UBCSJX is housed in a 14-lead Small Outline Package (SOP), EIAJ TYPE II, 5.3 mm wide (Package Number M14D), with gull-wing leads and standard JEDEC footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Inverter 1 Input | CMOS-compatible digital input; clamped to VDD/VSS for ESD protection |
| 2 | Inverter 1 Output | Rail-to-rail CMOS output; drives capacitive loads up to 50 pF within spec |
| 3 | Inverter 2 Input | Independent logic input; electrically isolated from other gates except shared supply rails |
| 4 | Inverter 2 Output | Non-inverted output relative to Pin 3; matched delay/transition to other gates |
| 5 | Inverter 3 Input | Third gate input; identical electrical characteristics to Pins 1 and 3 |
| 6 | Inverter 3 Output | Third gate output; usable as oscillator feedback node or logic inversion stage |
| 7 | VSS | Ground reference for all gates; must be low-impedance connection for noise immunity |
| 8 | Inverter 4 Input | Fourth gate input; shares same process and layout symmetry as other inputs |
| 9 | Inverter 4 Output | Fourth gate output; supports cascaded logic or buffered clock distribution |
| 10 | Inverter 5 Input | Fifth gate input; no internal coupling to adjacent gates |
| 11 | Inverter 5 Output | Fifth gate output; usable for dual-phase generation when paired with inverter chain |
| 12 | Inverter 6 Input | Sixth gate input; fully functional and characterized identically to others |
| 13 | Inverter 6 Output | Sixth gate output; commonly used as final stage in crystal oscillator or Schmitt trigger derivative |
| 14 | VDD | Positive supply rail; decoupling capacitor required close to Pin 14 for stable operation |
Key Features
| Feature | Design Value |
|---|---|
| Unbuffered Inverter Architecture | Enables predictable RC oscillator frequency and clean waveform shaping without added phase shift |
| VDD-Scalable Propagation Delay | Delay reduces from 90 ns @ 5V to 50 ns @ 15V - allows dynamic speed/power trade-off |
| Input Diode Clamping | Eliminates need for external ESD protection diodes in board-level design |
| Low-Power CMOS Process | IDD ≤ 0.25 µA @ 5V enables multi-year battery life in always-on sensor nodes |
| Wide Temperature Operation | Guaranteed functionality from −55°C to +125°C without derating or thermal management |
Applications
| Crystal Oscillator Circuit | Digital Level Translation |
|---|---|
Use Scenario: Generating stable clock signals for microcontrollers or real-time clocks using a quartz crystal and two CD4069UBCSJX gates in feedback configuration. IC Role / Device Role / Timing Role: First inverter operates as linear amplifier biased by feedback resistor; second inverter provides gain inversion and phase correction. Use Value: Achieves low-jitter oscillation at frequencies from kHz to several MHz without external active components. | Use Scenario: Interfacing 5V CMOS logic to 12V industrial control inputs requiring higher voltage thresholds. IC Role / Device Role / Timing Role: CD4069UBCSJX acts as bidirectional level shifter via resistor-divider biasing on input pins. Use Value: Eliminates need for dedicated level translators while maintaining full logic swing and noise margin. |
| Precision Timing Generator | Power-On Reset Circuit |
Use Scenario: Creating adjustable one-shot or multivibrator delays using RC networks connected to CD4069UBCSJX gates. IC Role / Device Role / Timing Role: Gates configured as Schmitt-trigger-like elements via feedback resistors to set hysteresis thresholds. Use Value: Delivers repeatable delay accuracy ±5% over temperature without trimming components. | Use Scenario: Generating a clean reset pulse during system power-up in embedded controllers. IC Role / Device Role / Timing Role: CD4069UBCSJX inverter chain converts slow-rising VDD into sharp-edged reset signal with controlled duration. Use Value: Ensures reliable processor initialization across varying supply ramp rates and ambient temperatures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4069UBE | Same die, PDIP package (N14A); higher thermal resistance and larger footprint | Better suited for prototyping and through-hole assembly; not suitable for space-constrained PCBs | Select CD4069UBE only when manual soldering or socket-based testing is required |
| MC14069UBDR2 | Onsemi variant with identical pinout and specs; tighter AC parameter binning (±10% delay variation vs. ±25% for CD4069UBCSJX) | Preferred for production systems requiring tighter timing consistency across units | Choose MC14069UBDR2 when batch-to-batch propagation delay matching is critical |
Compared with CD4069UBE and MC14069UBDR2, the CD4069UBCSJX offers optimal balance of surface-mount compatibility, cost, and verified performance across extended temperature range-making it ideal for volume industrial and automotive electronics where SOP packaging and reliability are prioritized.
Availability
CD4069UBCSJX is available at Aetrix Electronics and suitable for crystal oscillator circuits, power-on reset generators, digital level translation, and precision timing applications requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD4069UBCSJX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Fairchild Semiconductor was a U.S.-based analog and discrete semiconductor manufacturer, acquired by ON Semiconductor in 2016; known for high-reliability logic, power, and interface products.
The CD4069UBCSJX belongs to the CD4000B-series CMOS logic family, designed for general-purpose digital logic functions in industrial, automotive, and instrumentation systems where wide supply range and low power are essential.
FAQ
What is the maximum operating supply voltage for CD4069UBCSJX?
The absolute maximum DC supply voltage for CD4069UBCSJX is +18 V, but the recommended operating range is 3.0 V to 15 V. Operating above 15 V may increase leakage current and reduce long-term reliability. The CD4069UBCSJX is specified for full functionality-including propagation delay, output drive, and noise immunity-only within the 3–15 V range per its datasheet.
Does CD4069UBCSJX support direct connection to TTL logic families?
Yes, CD4069UBCSJX can directly drive 74L-series TTL loads (fan-out of 2) and 74LS-series (fan-out of 1) at VDD = 5 V. Its output voltage levels (VOH ≥ 4.95 V, VOL ≤ 0.05 V) and drive strength (±0.64 mA) meet TTL input thresholds and current requirements. However, CD4069UBCSJX inputs are not TTL-compatible and require CMOS-level signals unless pulled to valid logic thresholds.
Is CD4069UBCSJX pin-compatible with CD4069UBE?
Yes, CD4069UBCSJX and CD4069UBE share identical pinout, logic function, and electrical specifications. The only difference is package: CD4069UBCSJX uses a 14-lead SOP (EIAJ TYPE II), while CD4069UBE uses a 14-lead PDIP. No PCB redesign is needed when substituting between them, though thermal and mechanical mounting differ significantly.
What is the typical input capacitance of each gate in CD4069UBCSJX?
The average input capacitance (CIN) of each inverter gate in CD4069UBCSJX is 6–15 pF, measured at any input terminal with VDD applied. This low capacitance minimizes loading on upstream drivers and supports high-frequency operation in multi-gate chains. The value varies slightly with process and voltage but remains within this range across the full −55°C to +125°C operating temperature.
Can CD4069UBCSJX be used to build a Schmitt-trigger circuit?
CD4069UBCSJX itself is not a Schmitt trigger, but it can be configured as one using external positive feedback resistors. By connecting a resistor from output to input of a single gate, hysteresis is introduced, enabling noise-immune switching. This implementation is widely documented in Fairchild's application notes and yields threshold voltages approximating 1/3 and 2/3 of VDD-though performance depends on resistor tolerance and layout parasitics.
CD4069UBCSJX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 4000B
- Package/Case:
- 14-SOIC (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 6
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 3V ~ 15V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 3.4mA, 3.4mA
- Input Logic Level - Low:
- 1V ~ 3V
- Input Logic Level - High:
- 4V ~ 12V
- Max Propagation Delay @ V, Max CL:
- 50ns @ 15V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOP
CD4069UBCSJX FAQ
1.How can I place an order for CD4069UBCSJX through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4069UBCSJX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4069UBCSJX reliable?
The price and inventory of CD4069UBCSJX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4069UBCSJX is usually 5 days.
3.What payment methods are accepted for CD4069UBCSJX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4069UBCSJX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4069UBCSJX?
CD4069UBCSJX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4069UBCSJX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4069UBCSJX?
For technical support, including CD4069UBCSJX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4069UBCSJX requirements.
6.How does Aetrix verify that CD4069UBCSJX is sourced from the original manufacturer or authorized distributors?
All CD4069UBCSJX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4069UBCSJX meets industry standards.
7.What is the process for return or replacement of CD4069UBCSJX?
All CD4069UBCSJX units undergo pre-shipment inspection (PSI). If there is an issue with CD4069UBCSJX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4069UBCSJX part is unused and in its original packaging.
Return procedure for CD4069UBCSJX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4069UBCSJX Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

