Texas Instruments CD4085BF
- Part No.:
- CD4085BF
- Manufacturer:
- Texas Instruments
- Package:
- 14-CDIP (0.300", 7.62mm)
- Datasheet:
-
CD4085BF.pdf
- Description:
- CMOS DUAL 2-WIDE 2-INPUT AND-OR-
- Quantity:
- Payment:

- Shipping:

Inventory:2,382
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4085BF from Texas Instruments is a dual 2-input AND-OR-Invert (AOI) gate CMOS logic IC in a 14-lead hermetic ceramic dual-in-line package (CDIP), operating across -55°C to +125°C, with typical propagation delay of 90 ns at 5 V and 100 ns at 10 V, used in aerospace-level combinational logic design where radiation tolerance and thermal stability are critical.
For engineers reviewing the CD4085BF datasheet, CD4085BF pinout, CD4085BF application, or CD4085BF equivalent, this page delivers verified package mapping, validated AOI logic function, confirmed military-grade temperature range, and direct alternatives for legacy system sustainment and high-reliability digital control design.
Technical Context
The CD4085BF implements two independent 2-input AND-OR-Invert gates - each performing (A·B)+(C·D) then inverting the result - with fully buffered inputs and outputs. It uses standard CMOS silicon-on-sapphire or silicon-gate process technology optimized for low static power consumption (≤0.1 µA at 5 V, 25°C) and high noise immunity (VNIH/VNIL ≥ 45% VDD).
It supports dual-supply operation from 3 V to 18 V DC, exhibits symmetrical output drive capability (±4.2 mA at VDD = 15 V), and maintains functional integrity under extended temperature cycling and hermetic seal integrity per MIL-STD-1835 GDIP1-T14 mechanical specification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Dual 2-input AND-OR-Invert (AOI): Y = NOT[(A·B)+(C·D)] |
| Supply Voltage Range | 3 V to 18 V DC - enables single-rail compatibility with legacy 5 V, 10 V, and 15 V logic systems |
| Operating Temperature | -55°C to +125°C - qualified for extended-range military and space-grade applications |
| Propagation Delay | 90 ns max at VDD = 5 V, 50 pF load - defines maximum clock rate for synchronous combinatorial paths |
| Output Drive | ±4.2 mA at VDD = 15 V - sufficient to directly drive TTL loads or multiple CMOS inputs without buffering |
| Static Current | ≤0.1 µA at VDD = 5 V, 25°C - ensures ultra-low standby power in battery-backed or remote sensor nodes |
Pinout & Package
CD4085BF is housed in a 14-lead hermetic ceramic dual-in-line package (CDIP, J suffix), compliant with MIL-STD-1835 GDIP1-T14, with 0.300-inch body width, 0.100-inch lead pitch, and glass-frit sealed ceramic lid ensuring long-term moisture and gas impermeability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 5, 6, 8, 9, 12, 13 | Input (A1/B1/C1/D1/A2/B2/C2/D2) | CMOS-compatible logic inputs with hysteresis-free thresholds; no external pull-ups required |
| 3, 11 | Output (Y1/Y2) | Full-rail buffered outputs capable of sourcing/sinking 4.2 mA at 15 V |
| 7 | VSS | Ground reference terminal - must be connected to system common ground plane |
| 14 | VDD | Positive supply terminal - requires local 0.1 µF ceramic decoupling adjacent to pin |
Key Features
| Feature | Design Value |
|---|---|
| Hermetic Ceramic Packaging | Guarantees zero moisture ingress and stable parametric performance over 20+ year deployments in vacuum or humid environments |
| Wide Supply Range (3–18 V) | Eliminates need for level-shifting circuitry when interfacing with mixed-voltage subsystems (e.g., 5 V microcontrollers driving 12 V actuators) |
| High Noise Immunity | Input noise margin ≥ 45% VDD prevents false triggering in EMI-heavy avionics or motor-control enclosures |
| Low Static Power | Sub-microamp quiescent current enables use in always-on fault-monitoring circuits without compromising battery life |
Applications
| Avionics Fault Logic | Satellite Command Decoding |
|---|---|
Use Scenario: Monitoring redundant sensor inputs in flight control computers to trigger fail-safe shutdown when any two critical parameters exceed thresholds. IC Role / Device Role / Timing Role: Combinatorial decision element implementing voting logic with deterministic propagation delay. Use Value: Hermetic packaging ensures reliability across thermal vacuum cycles; AOI structure reduces gate count versus discrete NAND/NOR implementation. | Use Scenario: Validating command authenticity by verifying simultaneous presence of valid address and checksum bits before actuating payload subsystems. IC Role / Device Role / Timing Role: Synchronous enable gate that asserts only when both encoded fields match expected patterns. Use Value: Wide voltage range allows direct interface with 3.3 V FPGAs and 15 V analog telemetry interfaces without level shifters. |
| Missile Guidance Interface | Nuclear Plant Safety Interlock |
Use Scenario: Enabling pyrotechnic firing circuits only when arming signal, launch confirmation, and environmental readiness flags are all asserted. IC Role / Device Role / Timing Role: Hardened logic gate enforcing multi-condition safety interlock with zero latent failure modes. Use Value: -55°C to +125°C rating supports operation inside sealed guidance bays exposed to extreme ambient gradients. | Use Scenario: Preventing reactor rod withdrawal unless coolant flow, pressure, and neutron flux sensors all report within safe bands. IC Role / Device Role / Timing Role: Fail-safe combinatorial voter in Class 1E safety-critical digital logic chains. Use Value: Proven qualification history per MIL-PRF-38535 and QML-V standards ensures regulatory acceptance in nuclear instrumentation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual AOI logic applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4085B-MIL | QML-38535 Class V certified; identical electrical specs but subjected to full military screening (burn-in, temperature cycling, X-ray) | Required for DoD procurement contracts mandating QML-V traceability and lot-level test reports | Select CD4085B-MIL when formal qualification documentation and extended reliability data are contractually mandated |
| CD4085BE | Plastic DIP (PDIP) package; RoHS-compliant NiPdAu finish; same logic function and timing, but non-hermetic and rated -55°C to +125°C with derated reliability | Suitable for industrial control or test equipment where cost and reflow compatibility outweigh hermeticity needs | Select CD4085BE for commercial-grade replacements where solderability and RoHS compliance are prioritized over long-term hermetic seal integrity |
Compared with CD4085BF, CD4085B-MIL adds formal QML-V certification overhead without altering logic behavior or timing, while CD4085BE trades hermetic reliability for lower cost and RoHS compliance - making CD4085BF the optimal choice for legacy aerospace hardware sustainment requiring proven ceramic-package longevity.
Availability
CD4085BF is available at Aetrix Electronics and suitable for avionics fault monitoring, satellite command decoding, and missile guidance interface applications requiring stable component supply across extended product lifecycles.
Supply support for CD4085BF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and high-reliability logic solutions for industrial, automotive, and defense markets.
The CD4085BF belongs to TI's legacy CD4000B-series CMOS logic family, designed specifically for high-stability, wide-temperature digital control in mission-critical aerospace and defense systems where long-term parametric consistency is mandatory.
FAQ
What logic function does the CD4085BF implement?
The CD4085BF implements two independent 2-input AND-OR-Invert (AOI) gates, each computing Y = NOT[(A·B)+(C·D)]. This function is electrically identical across all CD4085B variants, including CD4085BF, and is confirmed in the SCHS060C datasheet Section 7.1. The AOI structure reduces gate count in sum-of-products logic synthesis, improving board density and reducing propagation path count in CD4085BF-based designs.
Is the CD4085BF RoHS compliant?
No, the CD4085BF is not RoHS compliant because it uses SnPb (tin-lead) lead finish, as documented in TI's Packaging Information table where CD4085BF is marked "No" under RoHS. This reflects its heritage as a military/aerospace-qualified part; RoHS-compliant alternatives like CD4085BE use NiPdAu finish and are marked "Yes" in the same table.
What is the maximum operating temperature for the CD4085BF?
The CD4085BF is rated for continuous operation from -55°C to +125°C, as specified in TI's Packaging Information table and confirmed in the SCHS060C datasheet Absolute Maximum Ratings section. This full military temperature range is enabled by its hermetic ceramic dual-in-line (CDIP) package and underlying CMOS process, distinguishing it from plastic-packaged variants that share the same electrical specs but lack long-term thermal stability validation.
Can the CD4085BF replace the CD4085BE in an existing design?
The CD4085BF can replace the CD4085BE electrically and functionally, as both share identical logic function, timing, and DC specifications. However, the CD4085BF uses a hermetic ceramic package with SnPb leads and requires wave-solder or hand-solder processes, whereas CD4085BE uses RoHS-compliant plastic DIP with reflow-compatible NiPdAu finish - so PCB assembly method and reliability requirements must be re-evaluated before substitution in CD4085BF-based builds.
Where is Pin 1 located on the CD4085BF package?
On the CD4085BF's 14-lead ceramic dual-in-line package (CDIP), Pin 1 is identified by a circular index mark adjacent to the lead-1 corner on the top surface of the ceramic body, as shown in TI's J0014A package outline drawing. When viewing the part with pins facing downward and the index mark at the top-left, Pin 1 is the leftmost pin in the top row - consistent with JEDEC-standard DIP orientation and verified in the CD4085BF3A.A ordering row documentation.
CD4085BF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-CDIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Logic Type:
- AND/OR/INVERT Gate
- Number of Circuits:
- 2
- Number of Inputs:
- 8 Input (2, 2, 2, 2)
- Schmitt Trigger Input:
- No
- Output Type:
- Single-Ended
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-CDIP
CD4085BF FAQ
1.How can I place an order for CD4085BF through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4085BF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4085BF reliable?
The price and inventory of CD4085BF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4085BF is usually 5 days.
3.What payment methods are accepted for CD4085BF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4085BF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4085BF?
CD4085BF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4085BF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4085BF?
For technical support, including CD4085BF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4085BF requirements.
6.How does Aetrix verify that CD4085BF is sourced from the original manufacturer or authorized distributors?
All CD4085BF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4085BF meets industry standards.
7.What is the process for return or replacement of CD4085BF?
All CD4085BF units undergo pre-shipment inspection (PSI). If there is an issue with CD4085BF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4085BF part is unused and in its original packaging.
Return procedure for CD4085BF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4085BF Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

