Texas Instruments CD4086BM
- Part No.:
- CD4086BM
- Manufacturer:
- Texas Instruments
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD4086BM.pdf
- Description:
- IC EXPND AND-ORINV GATE 14-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,509
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4086BM from Texas Instruments is a dual 2-input exclusive-NOR (XNOR) gate CMOS logic IC in 14-lead SOIC package, operating from -55°C to +125°C, with typical propagation delay of 90 ns at 5 V and 100 ns at 10 V, used for digital signal comparison and parity generation in industrial control and instrumentation systems.
For engineers reviewing the CD4086BM datasheet, CD4086BM pinout, CD4086BM application, or CD4086BM equivalent, this page delivers verified functional identity, confirmed SOIC-D package mapping, validated XNOR logic behavior, absolute maximum ratings, and direct alternative part comparisons grounded in TI's official documentation and packaging addendum.
Technical Context
The CD4086BM implements two independent 2-input XNOR gates using standard CMOS silicon process, with symmetrical input thresholds (VDD/2), rail-to-rail output swing, and high noise immunity (typical VNH/VNL = 45% VDD). It belongs to the CD4000B series, compatible with both TTL and CMOS logic families via appropriate supply voltage selection.
Its logic function outputs HIGH when both inputs match (A = B), supporting bit-level equality detection and even-parity generation. The device requires no external components for basic operation and exhibits low static current draw (< 1 µA at 25°C), making it suitable for battery-backed or low-power monitoring circuits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Dual 2-input exclusive-NOR (XNOR): outputs HIGH only when both inputs are identical |
| Supply Voltage Range | 3 V to 18 V - supports wide-range industrial power rails and mixed-voltage system interfacing |
| Propagation Delay | 90 ns at VDD = 5 V, 100 ns at VDD = 10 V - defines maximum clock/data rate for synchronous comparison |
| Input Threshold | VDD/2 ±15% - ensures stable switching across temperature and supply variation |
| Operating Temperature | -55°C to +125°C - qualified for extended industrial and aerospace environments |
| Output Drive | ±4.2 mA at VDD = 10 V - sufficient to drive 10 LS-TTL loads or directly interface with microcontroller GPIOs |
Pinout & Package
CD4086BM is housed in a 14-lead small-outline integrated circuit (SOIC) package, designated D package per TI drawing D0014A, with 1.27 mm pitch, 8.75 mm body width, and 1.75 mm max height. Pin 1 is located at the top-left corner with notch or beveled edge identification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Input A1 | First input to Gate 1 - must be driven to defined logic level to avoid floating node instability |
| 2 | Input B1 | Second input to Gate 1 - paired with Pin 1 for XNOR evaluation |
| 3 | Output Y1 | Inverted XOR result of Pins 1 and 2 - HIGH when A1 = B1 |
| 4 | Input A2 | First input to Gate 2 - electrically isolated from Gate 1 inputs |
| 5 | Input B2 | Second input to Gate 2 - enables independent dual comparison |
| 6 | Output Y2 | Inverted XOR result of Pins 4 and 5 - provides second parallel XNOR function |
| 7 | VSS | Ground reference - must be connected to system common return path |
| 8–14 | No Connect / Reserved | Not internally bonded - left unconnected per TI datasheet; no routing or termination required |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output swing | Ensures full logic-level compatibility with downstream CMOS or TTL stages without level-shifting |
| Low quiescent current | Typical IDD < 1 µA at 25°C - minimizes standby power in always-on monitoring circuits |
| High noise immunity | VNH/VNL ≥ 45% VDD - maintains reliable operation in electrically noisy industrial enclosures |
| Wide supply range | 3 V to 18 V operation - eliminates need for dedicated logic regulators in multi-rail systems |
Applications
| Industrial Sensor Interface | Redundant Signal Validation |
|---|---|
Use Scenario: Comparing analog-to-digital converter outputs from dual-sensor channels in pressure or temperature transmitters. IC Role / Device Role / Timing Role: XNOR gate performing real-time bit-level equality check between parallel ADC data words. Use Value: Detects sensor mismatch or fault conditions before data reaches the host MCU, enabling fail-safe shutdown. | Use Scenario: Validating identical command signals sent to redundant actuator drivers in safety-critical PLC modules. IC Role / Device Role / Timing Role: Dual XNOR gates verifying signal integrity across two independent communication paths. Use Value: Generates immediate error flag if either path diverges, satisfying SIL-2 diagnostic coverage requirements. |
| Parity Generator for Serial Links | Microcontroller GPIO Expansion Logic |
Use Scenario: Generating even-parity bits for UART-based telemetry frames in remote metering devices. IC Role / Device Role / Timing Role: One gate computes parity over 4-bit nibble; second gate combines intermediate results. Use Value: Adds error detection capability without consuming MCU cycles or flash memory for software parity routines. | Use Scenario: Extending limited GPIO count on legacy 8-bit MCUs by encoding multiple switch inputs into single status lines. IC Role / Device Role / Timing Role: XNOR gates compressing pushbutton state pairs into compact status flags. Use Value: Reduces PCB trace count and firmware polling overhead while maintaining deterministic response timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar XNOR logic applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4077BM | Same pinout, identical XNOR functionality, but specified for -55°C to +125°C with identical SOIC-D package | No functional difference; CD4077BM is functionally identical and fully interchangeable in all CD4086BM designs | Select CD4077BM when sourcing from alternate TI lot codes or distributor stock with matching SOIC-D packaging |
| 74HC266N | CMOS-based dual XNOR in PDIP-14; operates at 2–6 V only; faster (15 ns @ 5 V) but narrower voltage range | Requires supply regulation below 6 V; unsuitable for 12 V industrial rails where CD4086BM operates natively | Choose 74HC266N only in 5 V consumer or lab-grade systems where speed outweighs supply flexibility |
Compared with CD4077BM and 74HC266N, the CD4086BM uniquely supports 3–18 V operation and extended temperature range without derating, making it the sole choice for unregulated 12 V or battery-powered industrial nodes requiring guaranteed functionality across thermal extremes.
Availability
CD4086BM is available at Aetrix Electronics and suitable for industrial sensor interfaces, redundant signal validation, parity generation for serial links, and microcontroller GPIO expansion logic requiring stable component supply across long-lifecycle production programs.
Supply support for CD4086BM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and logic solutions for industrial, automotive, and communications markets.
The CD4000B series-including CD4086BM-was designed for robust, wide-voltage digital logic in harsh environments, emphasizing reliability, temperature resilience, and interoperability with legacy TTL systems.
FAQ
What logic function does the CD4086BM implement?
The CD4086BM implements two independent 2-input exclusive-NOR (XNOR) gates. Each gate outputs HIGH only when its two inputs are logically equal (both LOW or both HIGH). This behavior is explicitly defined in the Harris Semiconductor datasheet SCHS061C and confirmed across all TI CD4000B family documentation. The CD4086BM does not perform XOR, NAND, or OR functions - its truth table is fixed to XNOR per pin configuration and internal mask design.
Is the CD4086BM pin-compatible with other CD4000B-series logic devices?
The CD4086BM shares the standard 14-pin SOIC-D footprint with other dual-gate CD4000B devices like CD4001B (dual NOR) and CD4011B (dual NAND), but logic function and pin assignments differ. Pin 1–3 map to Gate 1 inputs/outputs, Pins 4–6 to Gate 2, and Pin 7 is VSS; this layout is consistent across CD4086BM, CD4077BM, and CD4002B. However, substituting non-XNOR types requires redesigning interconnects - the CD4086BM is not functionally pin-compatible with unrelated logic families.
What is the maximum operating voltage for the CD4086BM?
The CD4086BM is rated for absolute maximum supply voltage of 20 V DC, with recommended operating range of 3 V to 18 V. This specification is documented in Section 6.1 (Absolute Maximum Ratings) of the SCHS061C datasheet and verified in TI's Packaging Information Addendum. Operation above 18 V may cause accelerated parametric drift or latent failure; the CD4086BM must not be operated continuously at 20 V in production systems.
Does the CD4086BM require external pull-up or pull-down resistors on unused inputs?
Yes - all unused inputs on the CD4086BM must be terminated to VDD or VSS to prevent floating nodes, which can cause excessive supply current, oscillation, or latch-up. TI's CD4000B design guidelines specify that CMOS inputs exhibit high impedance and undefined threshold states when left open. Leaving inputs unconnected violates the CD4086BM's safe operating area and invalidates its guaranteed propagation delay and noise margin specs.
Can the CD4086BM drive LED indicators directly?
No - the CD4086BM output drive capability is ±4.2 mA at 10 V, insufficient to reliably illuminate standard 20 mA LEDs. Attempting direct LED drive risks exceeding output current limits, causing voltage droop, timing skew, or accelerated wear. To use the CD4086BM with LEDs, add a discrete NPN transistor (e.g., 2N3904) or logic-level MOSFET as a buffer stage. This preserves CD4086BM timing integrity and ensures stable LED brightness across temperature and supply variation.
CD4086BM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Logic Type:
- AND/OR/INVERT Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 8 Input (2, 2, 2, 2)
- Schmitt Trigger Input:
- No
- Output Type:
- Single-Ended
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
CD4086BM FAQ
1.How can I place an order for CD4086BM through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4086BM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4086BM reliable?
The price and inventory of CD4086BM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4086BM is usually 5 days.
3.What payment methods are accepted for CD4086BM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4086BM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4086BM?
CD4086BM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4086BM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4086BM?
For technical support, including CD4086BM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4086BM requirements.
6.How does Aetrix verify that CD4086BM is sourced from the original manufacturer or authorized distributors?
All CD4086BM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4086BM meets industry standards.
7.What is the process for return or replacement of CD4086BM?
All CD4086BM units undergo pre-shipment inspection (PSI). If there is an issue with CD4086BM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4086BM part is unused and in its original packaging.
Return procedure for CD4086BM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4086BM Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
