Texas Instruments CD4098BF
- Part No.:
- CD4098BF
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-CDIP (0.300", 7.62mm)
- Datasheet:
-
CD4098BF.pdf
- Description:
- CMOS DUAL MONOSTABLE MULTIVIBRAT
- Quantity:
- Payment:

- Shipping:

Inventory:1,021
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4098BF from Texas Instruments is a dual monostable multivibrator IC in a 16-lead ceramic dual-in-line package (CDIP), operating across -55°C to +125°C, with TTL/CMOS-compatible inputs, independent trigger and reset control per section, and propagation delay of 300 ns typical at 5 V. It serves in precision timing, pulse shaping, and debouncing circuits for aerospace and industrial control systems.
For engineers reviewing the CD4098BF datasheet, CD4098BF pinout, CD4098BF application, or CD4098BF equivalent, key selection considerations include its hermetic CDIP packaging for high-reliability environments, dual independent monostable operation with retriggerable capability, and compatibility with legacy 4000B-series logic voltage levels and timing constraints.
Technical Context
The CD4098BF implements two identical, independently operable monostable multivibrators, each with separate A and B trigger inputs, reset input, Q and Q̅ outputs, and external RC timing network connections. Each section supports both edge-triggered (A) and level-triggered (B) activation modes.
Timing is set by external R and C components connected to pins 1–2 (Section 1) and pins 13–14 (Section 2), with output pulse width determined by τ ≈ 0.45 × R × C. The device uses standard CMOS silicon-gate technology and exhibits rail-to-rail output swing with low static current draw (≤ 100 nA at 5 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual retriggerable monostable multivibrator - enables two independent timing events per chip with shared or isolated RC networks |
| Supply Voltage Range | 3 V to 18 V - supports wide-range battery and industrial power rails without level-shifting |
| Operating Temperature | -55°C to +125°C - qualified for military-grade and extended-temperature embedded applications |
| Propagation Delay | 300 ns typical at VDD = 5 V - ensures predictable timing margins in synchronous digital subsystems |
| Input Compatibility | TTL- and CMOS-level compatible - allows direct interfacing with legacy 74-series and modern low-voltage logic |
| Package Type | 16-pin CDIP (J) - hermetically sealed ceramic DIP for moisture resistance and long-term reliability in harsh environments |
| Lead Finish | SnPb (SNPB) - leaded finish compliant with MIL-STD-883 requirements for high-reliability solder joint integrity |
Pinout & Package
CD4098BF is housed in a 16-lead ceramic dual-in-line package (CDIP, J suffix), with 0.3-inch body width, 0.1-inch lead pitch, and hermetic glass-seal construction suitable for high-reliability and space-constrained applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Section 1 Timing Capacitor (Cext) | Connects external capacitor for Section 1 pulse width setting; value directly determines timing constant |
| 2 | Section 1 Timing Resistor (Rext) | Connects external resistor to set Section 1 output pulse duration with Pin 1; forms RC network with Pin 1 |
| 3 | Section 1 Reset (R̅) | Active-low asynchronous reset for Section 1; forces Q1 low and terminates ongoing output pulse |
| 4 | Section 1 Trigger B (B1) | Level-sensitive trigger input for Section 1; initiates monostable on high-level assertion |
| 5 | Section 1 Trigger A (A1) | Edge-sensitive trigger input for Section 1; initiates monostable on negative-going transition |
| 6 | Section 1 Complement Output (Q̅1) | Inverted output of Section 1 monostable; provides complementary timing signal for differential logic |
| 7 | Section 1 True Output (Q1) | Primary output of Section 1 monostable; delivers positive-going pulse with width defined by R/C |
| 8 | GND | Ground reference for all internal circuitry and external timing components |
| 9 | VDD | Positive supply rail; powers internal logic and output drivers; accepts 3–18 V DC |
| 10 | Section 2 True Output (Q2) | Primary output of Section 2 monostable; functionally identical to Q1 but electrically isolated |
| 11 | Section 2 Complement Output (Q̅2) | Inverted output of Section 2 monostable; matches Q̅1 functionality for second channel |
| 12 | Section 2 Trigger A (A2) | Edge-sensitive trigger input for Section 2; operates identically to A1 with independent timing |
| 13 | Section 2 Trigger B (B2) | Level-sensitive trigger input for Section 2; operates identically to B1 with independent timing |
| 14 | Section 2 Reset (R̅2) | Active-low asynchronous reset for Section 2; functionally identical to R̅1 but channel-isolated |
| 15 | Section 2 Timing Resistor (Rext) | Resistor connection point for Section 2 timing network; pairs with Pin 13 for RC time constant |
| 16 | Section 2 Timing Capacitor (Cext) | Capacitor connection point for Section 2 timing network; pairs with Pin 14 for RC time constant |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Enables two synchronized or isolated timing functions on one die, reducing board area and component count |
| Retriggerable operation | Allows new timing cycle to begin before prior pulse ends - critical for jitter-tolerant pulse stretching |
| Edge- and level-trigger options per section | Supports flexible interface design: A-input for clock-synchronized triggers, B-input for level-hold detection |
| Wide supply range (3–18 V) | Eliminates need for dedicated voltage regulators in mixed-supply systems and simplifies power architecture |
| Hermetic CDIP packaging | Provides immunity to humidity, outgassing, and thermal cycling degradation - essential for aerospace and defense deployments |
Applications
| Industrial Motion Control | Aerospace Avionics |
|---|---|
Use Scenario: Debouncing mechanical limit switches in servo drive feedback loops where contact bounce causes false position errors. IC Role / Device Role / Timing Role: Monostable section acts as hardware-based debounce filter with user-defined hold time (e.g., 10 ms) to suppress transients. Use Value: Eliminates software polling overhead and ensures deterministic response within 300 ns propagation delay. | Use Scenario: Generating precise, temperature-stable timing pulses for radar pulse repetition interval (PRI) conditioning in airborne transceivers. IC Role / Device Role / Timing Role: Dual-section configuration provides master PRI sync and slave window gating with matched temperature drift. Use Value: Hermetic CDIP package maintains timing accuracy over -55°C to +125°C flight envelope without calibration. |
| Military Communications | Test & Measurement Equipment |
Use Scenario: Pulse width modulation (PWM) signal conditioning in secure radio frequency (RF) modulator control paths subject to EMI. IC Role / Device Role / Timing Role: Acts as gated pulse stretcher to extend narrow command pulses into stable enable windows for RF power stages. Use Value: SnPb lead finish and MIL-qualified process ensure solder joint integrity under vibration and shock conditions. | Use Scenario: Synchronizing analog-to-digital converter (ADC) sampling windows with external event triggers in portable oscilloscopes. IC Role / Device Role / Timing Role: One section generates fixed-duration sample gate; second section creates delayed acquisition strobe with independent RC tuning. Use Value: Independent timing networks allow sub-microsecond skew adjustment between capture and hold phases. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| JM38510/17504BEA | MIL-PRF-38535 Class B qualified; identical pinout, timing, and electrical specs; same CDIP package and SnPb finish | Qualified for full MIL-STD-883 testing including burn-in, radiation hardness assurance, and lot acceptance test | Select when full QML-38535 compliance and traceable military qualification documentation are required |
| CD4098BE | Same functional spec and pinout; differs only in plastic DIP (PDIP) packaging and RoHS-compliant NiPdAu lead finish | Limited to commercial/industrial temperature range (-40°C to +85°C); not rated for hermetic sealing or extended temp operation | Select for cost-sensitive, non-military applications where extended temperature and hermeticity are not required |
Compared with JM38510/17504BEA, CD4098BF offers identical performance and packaging but lacks formal QML-38535 certification; compared with CD4098BE, CD4098BF provides superior environmental robustness via ceramic hermetic seal and extended temperature support, at the cost of RoHS compliance.
Availability
CD4098BF is available at Aetrix Electronics and suitable for aerospace avionics, military communications, and industrial motion control requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD4098BF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with leadership in high-reliability and industrial-grade components.
The CD4000B series - including CD4098BF - was designed for robust, low-power digital timing and control in mission-critical systems where latch-up immunity, wide voltage operation, and temperature resilience are mandatory.
FAQ
What is the maximum operating temperature for CD4098BF?
The CD4098BF is rated for continuous operation from -55°C to +125°C. This extended temperature range is enabled by its ceramic dual-in-line package (CDIP) and CMOS process design, making it suitable for deployment in engine compartments, avionics bays, and other thermally demanding environments where the CD4098BF must maintain timing accuracy without derating.
Does CD4098BF support retriggerable monostable operation?
Yes, the CD4098BF supports fully retriggerable operation on both monostable sections. When a new trigger is applied during an active output pulse, the CD4098BF restarts the timing cycle from that instant - a behavior confirmed in the Harris Semiconductor datasheet SCHS065C. This ensures reliable pulse stretching in applications like switch debouncing or event synchronization where input jitter is present.
Is CD4098BF RoHS compliant?
No, CD4098BF is not RoHS compliant. Its lead finish is SnPb (tin-lead), as specified in TI's Packaging Information document for orderable part CD4098BF. This leaded finish meets MIL-STD-883 requirements for high-reliability solder joints but excludes it from RoHS-restricted applications unless exempted under Annex III or VII.
Can CD4098BF replace CD4098BE in an existing design?
CD4098BF can replace CD4098BE electrically and pin-for-pin, but requires validation of thermal and environmental requirements. While both share identical logic function, timing specs, and pinout, CD4098BF uses a hermetic CDIP package rated for -55°C to +125°C, whereas CD4098BE uses a plastic DIP rated only to +85°C. The CD4098BF also uses SnPb leads versus RoHS-compliant NiPdAu on CD4098BE.
What external components are required for CD4098BF timing operation?
The CD4098BF requires two external RC networks - one per monostable section - connected to Pins 1–2 (Section 1) and Pins 15–16 (Section 2). Each network sets output pulse width using τ ≈ 0.45 × R × C. Resistors should be ≤ 10 MΩ and capacitors ≥ 10 pF for stable operation; values are selected based on desired timing resolution and temperature stability requirements for the CD4098BF implementation.
CD4098BF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-CDIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 100 ns
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3 V ~ 18 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-CDIP
CD4098BF FAQ
1.How can I place an order for CD4098BF through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4098BF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4098BF reliable?
The price and inventory of CD4098BF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4098BF is usually 5 days.
3.What payment methods are accepted for CD4098BF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4098BF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4098BF?
CD4098BF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4098BF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4098BF?
For technical support, including CD4098BF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4098BF requirements.
6.How does Aetrix verify that CD4098BF is sourced from the original manufacturer or authorized distributors?
All CD4098BF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4098BF meets industry standards.
7.What is the process for return or replacement of CD4098BF?
All CD4098BF units undergo pre-shipment inspection (PSI). If there is an issue with CD4098BF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4098BF part is unused and in its original packaging.
Return procedure for CD4098BF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4098BF Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

