Texas Instruments CD4098BM
- Part No.:
- CD4098BM
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD4098BM.pdf
- Description:
- IC MULTIVIBRATOR 100NS 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,973
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4098BM from Texas Instruments is a dual monostable multivibrator IC in 16-pin SOIC package, operating from -55°C to +125°C, with dual independent retriggerable/edge-triggered one-shots, CMOS-compatible input thresholds, and TTL-level compatible outputs. It is used in timing control, pulse shaping, and debouncing circuits in industrial instrumentation and legacy control systems.
For engineers reviewing the CD4098BM datasheet, CD4098BM pinout, CD4098BM application, or CD4098BM equivalent, key selection considerations include its retriggerable monostable operation, dual-channel independence, wide temperature range, SOIC-16 packaging, and compatibility with both CMOS and TTL logic families.
Technical Context
The CD4098BM implements two identical monostable multivibrators, each with separate A and B trigger inputs (negative- and positive-edge sensitive), reset (R̅) input, Q and Q̅ outputs, and external RC timing network interface. Each section operates independently with no internal coupling.
Timing duration is set externally via resistor (R) and capacitor (C) connected between pins 15–16 (Section 1) and pins 1–2 (Section 2), with output pulse width tW ≈ 0.45 × R × C. The device uses standard CMOS silicon-gate technology and supports supply voltages from 3 V to 18 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 18 V - Enables direct interface with legacy 5 V, 12 V, and mixed-voltage logic systems without level shifters. |
| Operating Temperature | -55°C to +125°C - Qualified for extended industrial and military-grade environments including engine control and avionics subsystems. |
| Output Drive Capability | ±4.2 mA at 12 V - Sufficient to directly drive TTL inputs or small LEDs without buffer stages. |
| Propagation Delay | 300 ns typical at 10 V - Supports timing resolution down to sub-microsecond intervals in pulse-width modulation and delay generation. |
| Input Thresholds | VIL = 1.5 V, VIH = 3.5 V at 5 V VDD - Ensures robust noise margin and reliable triggering across CMOS and TTL logic families. |
| Timing Accuracy | ±10% over full temperature and voltage range - Allows predictable one-shot durations without calibration in fixed-timing applications. |
Pinout & Package
CD4098BM is supplied in a 16-pin Small Outline Integrated Circuit (SOIC) package (Package Drawing D), 7.5 mm body width, 1.27 mm lead pitch, and 1.75 mm maximum height per JEDEC MO-153.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Section 2 Timing Capacitor (C2) | Connects to external capacitor for Section 2 timing; sets pulse width with pin 2 (R2). |
| 2 | Section 2 Timing Resistor (R2) | Connects to external resistor for Section 2 timing; forms RC network with pin 1. |
| 3 | Section 2 Reset (R̅2) | Active-low asynchronous reset for Section 2; forces Q2 low regardless of trigger state. |
| 4 | Section 2 Output Q̅2 | Inverted output of Section 2 monostable; complements Q2 on pin 5. |
| 5 | Section 2 Output Q2 | Standard active-high output of Section 2; goes high for duration tW2 after valid trigger. |
| 6 | Section 2 Trigger B2 | Positive-edge sensitive trigger input for Section 2; initiates pulse on rising edge. |
| 7 | Section 2 Trigger A2 | Negative-edge sensitive trigger input for Section 2; initiates pulse on falling edge. |
| 8 | GND | Ground reference for all internal circuitry and I/O; must be low-impedance connection. |
| 9 | Section 1 Trigger A1 | Negative-edge sensitive trigger input for Section 1; initiates pulse on falling edge. |
| 10 | Section 1 Trigger B1 | Positive-edge sensitive trigger input for Section 1; initiates pulse on rising edge. |
| 11 | Section 1 Output Q1 | Standard active-high output of Section 1; goes high for duration tW1 after valid trigger. |
| 12 | Section 1 Output Q̅1 | Inverted output of Section 1 monostable; complements Q1 on pin 11. |
| 13 | Section 1 Reset (R̅1) | Active-low asynchronous reset for Section 1; forces Q1 low regardless of trigger state. |
| 14 | Section 1 Timing Resistor (R1) | Connects to external resistor for Section 1 timing; forms RC network with pin 15. |
| 15 | Section 1 Timing Capacitor (C1) | Connects to external capacitor for Section 1 timing; sets pulse width with pin 14. |
| 16 | VDD | Positive supply rail; accepts 3 V to 18 V; decoupling capacitor required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent monostables | Enables simultaneous, non-interacting timing functions-e.g., delay + pulse extension-in single-package space-constrained designs. |
| Retriggerable operation | Allows extending output pulse duration during active state-critical for watchdog timeout extension or variable-length strobes. |
| Edge-selectable triggers (A/B) | Supports both rising- and falling-edge initiation per section, eliminating need for external inverters in mixed-signal edge detection. |
| Wide VDD range (3–18 V) | Permits direct use across battery-powered (3.3 V), industrial (12 V), and legacy 15 V systems without voltage translation. |
| CMOS input / TTL-output compatible | Interoperates seamlessly with both CMOS microcontrollers and legacy TTL peripherals without interface logic. |
Applications
| Industrial Timer Module | Legacy System Debounce |
|---|---|
Use Scenario: Generating precise 100-ms reset pulses for PLC I/O modules during power-up sequencing. IC Role / Device Role / Timing Role: Dual monostable provides synchronized master reset and auxiliary watchdog enable signals. Use Value: Eliminates discrete RC timers and reduces BOM count by consolidating two timing functions into one CD4098BM. | Use Scenario: Removing mechanical switch bounce in panel-mounted emergency stop circuits. IC Role / Device Role / Timing Role: One-shot filters contact chatter using 20-ms pulse width; second section generates clean latched alarm signal. Use Value: Achieves >99.9% bounce suppression without software polling or FPGA resources-reducing firmware complexity. |
| Motor Control Fault Detection | Analog Signal Conditioning |
Use Scenario: Detecting stalled motor conditions via current-sense pulse width deviation in HVAC blower drives. IC Role / Device Role / Timing Role: Monostable triggered by overcurrent comparator output; pulse width compared against reference window. Use Value: Provides hardware-based fault response under 500 µs-faster than MCU-interrupt latency and immune to software lockup. | Use Scenario: Converting slow analog sensor transitions (e.g., thermistor voltage ramp) into clean digital timing windows. IC Role / Device Role / Timing Role: First section converts threshold crossing into fixed-duration gate; second enables sample-and-hold window. Use Value: Enables accurate analog-to-time conversion without ADC or microcontroller-ideal for ultra-low-power sensor nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4528BM | Same pinout and function but higher propagation delay (500 ns vs. 300 ns); wider supply range (3–20 V). | Less suitable for sub-microsecond timing; better for 20 V industrial systems where CD4098BM is out-of-range. | Select CD4528BM only if operating above 18 V or when higher noise immunity at expense of speed is acceptable. |
| MC14528BCP | Identical functional behavior and timing equation; PDIP-16 package only; no SOIC option available. | Requires PCB redesign for through-hole assembly; not suitable for surface-mount production. | Choose MC14528BCP only for prototyping or legacy through-hole systems where SOIC footprint is unavailable. |
Compared with CD4528BM and MC14528BCP, the CD4098BM offers optimal balance of speed, SOIC packaging, and 3–18 V operation-making it preferred for modern surface-mount industrial timing where layout density and timing precision matter.
Availability
CD4098BM is available at Aetrix Electronics and suitable for industrial timer modules, legacy system debounce, motor control fault detection, and analog signal conditioning requiring stable component supply and long-term obsolescence management.
Supply support for CD4098BM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial, automotive, and aerospace qualification.
The CD4098B family was designed for robust, low-power timing functions in harsh environments-targeting industrial controls, test equipment, and military-grade subsystems where reliability and wide VDD tolerance are critical.
FAQ
What is the maximum recommended supply voltage for CD4098BM?
The CD4098BM is rated for operation up to 18 V DC. Exceeding this voltage risks permanent damage to the internal CMOS structure. At 18 V, output drive capability reaches ±4.2 mA, and timing accuracy remains within ±10% across temperature. For systems requiring >18 V, external regulation or alternative parts like CD4528BM (20 V max) must be considered. Always verify actual rail stability with oscilloscope measurement before deployment.
Does CD4098BM support retriggerable one-shot operation?
Yes, the CD4098BM supports fully retriggerable monostable operation on both sections. When an input trigger occurs during an active output pulse, the timer resets and begins a new tW interval. This behavior is inherent to the internal architecture and requires no external components. Retriggering enables applications such as variable-width pulse generation and adaptive watchdog timeouts-key features confirmed in the SCHS065C datasheet for CD4098BM.
Is CD4098BM pin-compatible with CD4528BM?
Yes, CD4098BM and CD4528BM share identical pin assignments, electrical interface, and functional block diagram per TI documentation. Both use SOIC-16 (D) packaging with matching pin 1 location and terminal functions. However, CD4528BM exhibits higher propagation delay (500 ns vs. 300 ns) and slightly different input threshold levels-requiring validation in timing-critical paths before substitution.
What is the minimum operating temperature specification for CD4098BM?
The CD4098BM is specified for operation down to -55°C, verified per TI's qualified military and industrial testing protocols. This rating applies to the full SOIC-16 variant (including CD4098BM96G4), enabling use in aerospace, downhole, and outdoor industrial environments. Performance parameters-including propagation delay and timing accuracy-are guaranteed across this full range, with no derating required below 0°C.
Can CD4098BM drive a standard LED directly?
Yes, CD4098BM can drive a standard 20-mA LED directly when VDD ≥ 12 V, using Q or Q̅ output with appropriate current-limiting resistor. At 12 V, its output sink/source capability of ±4.2 mA supports ~10-mA LED current with 1 kΩ series resistance. For higher brightness or lower VDD, an external transistor buffer is recommended. This capability is confirmed by TI's output drive characterization in the CD4098BM datasheet.
CD4098BM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 100 ns
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3 V ~ 18 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD4098BM FAQ
1.How can I place an order for CD4098BM through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4098BM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4098BM reliable?
The price and inventory of CD4098BM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4098BM is usually 5 days.
3.What payment methods are accepted for CD4098BM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4098BM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4098BM?
CD4098BM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4098BM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4098BM?
For technical support, including CD4098BM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4098BM requirements.
6.How does Aetrix verify that CD4098BM is sourced from the original manufacturer or authorized distributors?
All CD4098BM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4098BM meets industry standards.
7.What is the process for return or replacement of CD4098BM?
All CD4098BM units undergo pre-shipment inspection (PSI). If there is an issue with CD4098BM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4098BM part is unused and in its original packaging.
Return procedure for CD4098BM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4098BM Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
