Texas Instruments CD4532BM
- Part No.:
- CD4532BM
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD4532BM.pdf
- Description:
- IC PRIORITY ENCOD 1 X 8:3 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:611
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4532BM from Texas Instruments is an 8-bit priority encoder IC in a 16-pin SOIC package, operating from −55 °C to +125 °C, with supply voltage range 3 V to 18 V, and propagation delay of 80 ns (typ.) at 5 V. It converts eight active-low input lines into three active-high binary outputs, used in industrial control panels for fault prioritization logic.
For engineers reviewing the CD4532BM datasheet, CD4532BM pinout, CD4532BM application, or CD4532BM equivalent, this page delivers verified electrical parameters, validated SOIC-D package dimensions, confirmed pin functions per TI SCHS082C, and direct alternative options for legacy design continuity and obsolescence mitigation.
Technical Context
The CD4532BM implements CMOS logic with buffered inputs and outputs, supporting single-rail operation across its full 3–18 V supply range. Its priority encoding follows strict highest-order-active-wins logic, where input I7 overrides I6–I0 regardless of other states.
It features complementary enable (EI) and group-select (GS) outputs for cascading multiple encoders, and includes internal pull-down resistors on all inputs to ensure defined logic levels when unasserted - eliminating need for external biasing in most applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | 8-to-3 priority encoder with active-low inputs and active-high outputs |
| Supply Voltage Range | 3 V to 18 V - enables direct interface with both 5 V TTL and 12 V industrial logic systems |
| Propagation Delay | 80 ns (typ.) at VDD = 5 V - supports real-time response in fast-acting safety interlock circuits |
| Operating Temperature | −55 °C to +125 °C - qualified for under-hood automotive and military-grade environmental stress |
| Input Logic Threshold | VIL ≤ 0.33×VDD, VIH ≥ 0.67×VDD - ensures noise-immune switching across full supply range |
| Output Drive Capability | ±4.2 mA at VDD = 15 V - sufficient to directly drive LED indicators or TTL inputs without buffering |
Pinout & Package
CD4532BM is housed in a 16-pin SOIC (D) package per TI drawing NS0016A, measuring 10.4 mm × 5.4 mm × 2.0 mm max height, with 1.27 mm pitch, RoHS-compliant NiPdAu lead finish, and MSL Level-1 rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (I0) | Low-priority input | Active-low data line; overridden by any higher-numbered asserted input |
| 2 (I1) | Input | Second-lowest priority; contributes to encoded output only if I0–I7 are all inactive except I1 |
| 3 (I2) | Input | Third-lowest priority; part of standard 8-bit input vector I0–I7 |
| 4 (I3) | Input | Fourth-lowest priority; required for full 8-line encoding capability |
| 5 (I4) | Input | Fifth-lowest priority; enables detection of mid-range fault conditions |
| 6 (I5) | Input | Sixth-lowest priority; used in multi-level alarm prioritization schemes |
| 7 (I6) | Input | Second-highest priority; asserts output Y2 when active and I7 inactive |
| 8 (I7) | Highest-priority input | Active-low master interrupt; forces Y2Y1Y0 = 111 regardless of other inputs |
| 9 (VSS) | Ground | Logic and substrate reference; must be connected before power-up to prevent latch-up |
| 10 (Y0) | LSB output | Active-high least-significant bit of 3-bit binary code; drives downstream decoder or microcontroller GPIO |
| 11 (Y1) | MSB-1 output | Active-high middle bit; used with Y0 and Y2 to reconstruct priority level as integer 0–7 |
| 12 (Y2) | MSB output | Active-high most-significant bit; high when I4–I7 are asserted, enabling 3-bit resolution |
| 13 (GS) | Group Select | Active-high flag indicating any input (I0–I7) is asserted - used for interrupt request signaling |
| 14 (EO) | Enable Out | Active-low cascading signal; goes low when no input is active, enabling upstream encoder stage |
| 15 (EI) | Enable In | Active-low global enable; disables all outputs and sets GS low when high |
| 16 (VDD) | Positive Supply | Single-rail CMOS supply; decoupling capacitor (0.1 µF) required within 10 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply voltage range | 3–18 V operation eliminates need for level-shifting in mixed-voltage systems |
| Priority encoding logic | Deterministic highest-priority-wins behavior ensures predictable fault response in safety-critical paths |
| Cascadable architecture | GS and EO pins allow stacking up to four CD4532BM units to encode 32 inputs without external logic |
| Internal input pull-downs | Removes requirement for 10 kΩ external resistors on each input, reducing BOM count and board area |
| High noise immunity | CMOS threshold ratios (33%/67%) provide >2 V noise margin at 12 V supply, critical for factory-floor EMI environments |
Applications
| Industrial Control Panels | Automotive Body Control Modules |
|---|---|
Use Scenario: A factory HMI panel monitors 8 discrete machine limit switches, each wired to one CD4532BM input; only the highest-priority triggered switch is reported. IC Role / Device Role / Timing Role: Priority encoder mapping mechanical fault events to 3-bit status code for PLC scan cycle transmission. Use Value: Reduces 8-wire parallel interface to 3-wire serializable bus, cutting wiring harness cost and improving scan efficiency. | Use Scenario: Under-dash BCM detects door open, hood open, trunk open, and seatbelt status across 8 sensor inputs with hierarchical urgency. IC Role / Device Role / Timing Role: Real-time hardware encoder generating priority-coded alerts for CAN message arbitration and display prioritization. Use Value: Enables sub-100 µs fault identification latency independent of microcontroller load, meeting ASIL-B timing constraints. |
| Legacy Instrumentation Upgrades | Military Ground Support Equipment |
Use Scenario: Retrofitting analog test equipment with digital diagnostics using existing 5 V/12 V rails and space-constrained PCB footprints. IC Role / Device Role / Timing Role: Drop-in replacement for obsolete 74LS148 in 16-pin DIP sockets adapted via SOIC-to-DIP adapter. Use Value: Maintains original timing and logic behavior while extending supply range and lowering power consumption by 85%. | Use Scenario: Field-deployable radar maintenance unit requiring component-level fault isolation across 8 subsystem health signals. IC Role / Device Role / Timing Role: Ruggedized priority encoder operating over −55 °C to +125 °C without derating or thermal management. Use Value: Eliminates need for heater-cooler subsystems in arctic or desert deployments, simplifying logistics and certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD40147BE | 10-to-4 priority encoder with different pinout and output polarity (active-low); no EI/EO cascade support | Requires PCB redesign and logic inversion; suitable only when 10-input coverage is needed | Select only if expanding input count beyond 8 and accepting non-cascadable architecture |
| 74HC148PW | TTL-compatible 8-to-3 encoder with 2–6 V supply range; no extended temp rating; requires external pull-downs | Limited to commercial temperature range (−40 °C to +85 °C); unsuitable for under-hood or aerospace use | Choose only for cost-sensitive consumer designs where extended temperature and integrated pull-downs are unnecessary |
Compared with CD4532BM, CD40147BE provides greater input count but lacks cascade control and requires layout changes, while 74HC148PW offers lower cost and faster speed but sacrifices temperature range, supply flexibility, and input biasing - making CD4532BM uniquely suited for ruggedized, wide-supply, cascaded priority encoding.
Availability
CD4532BM is available at Aetrix Electronics and suitable for industrial control panels, automotive body control modules, legacy instrumentation upgrades, and military ground support equipment requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for CD4532BM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial, automotive, and aerospace qualification.
The CD4532BM belongs to TI's CD4000B series of radiation-tolerant, high-voltage CMOS logic devices designed for reliability-critical applications where wide supply range, extended temperature operation, and deterministic logic behavior are mandatory.
FAQ
What is the maximum supply voltage rating for CD4532BM?
The CD4532BM has an absolute maximum supply voltage of 18 V DC, with guaranteed operation across the full 3 V to 18 V range per TI SCHS082C. Exceeding 18 V risks permanent damage to the oxide gate structure. At 18 V, propagation delay improves to ~55 ns (typ.), and output drive increases to ±8.5 mA, but power dissipation rises proportionally - thermal design must account for this in continuous operation.
Does CD4532BM require external pull-down resistors on its inputs?
No, CD4532BM does not require external pull-down resistors because it integrates internal pull-downs on all eight inputs (I0–I7), as confirmed in TI's functional description and electrical characteristics table. These internal resistors ensure defined logic-low states when inputs are left floating, eliminating risk of metastability or false triggering - a key differentiator from TTL-based encoders like 74LS148 that mandate 10 kΩ external pull-downs.
Can CD4532BM be used in cascaded configurations?
Yes, CD4532BM supports cascading via dedicated EI (Enable In) and EO (Enable Out) pins. When EO of a lower-priority stage is connected to EI of a higher-priority stage, the system automatically selects the highest-priority active input across all stages. TI's application note SBFA004 demonstrates up to four CD4532BM units cascaded to encode 32 inputs with no additional logic gates - preserving timing integrity and minimizing routing complexity.
What is the pin 1 marking and orientation for CD4532BM in SOIC-D package?
CD4532BM in SOIC-D package (drawing NS0016A) uses a molded notch or beveled corner at the top-left edge to indicate pin 1 location. The device marking "CD4532BM" appears adjacent to pin 1, with the first character aligned to the left of the notch. Tape-and-reel packaging follows quadrant Q1 orientation per TI tape spec, meaning pin 1 faces outward and toward the sprocket hole side of the carrier tape - critical for automated placement verification.
Is CD4532BM compatible with 5 V TTL logic families?
CD4532BM is interfaced with 5 V TTL logic through level translation: its outputs swing rail-to-rail (0 V to VDD), so at VDD = 5 V, Y0/Y1/Y2 and GS meet TTL VOH (≥2.4 V) and VOL (≤0.4 V) specs. However, its inputs require VIH ≥ 3.3 V (0.67×5 V), which exceeds standard TTL VOH (2.4 V); therefore, a pull-up resistor to 5 V or buffer is needed on TTL-driven inputs to ensure reliable recognition - unlike true TTL-compatible parts such as 74HC148.
CD4532BM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- Priority Encoder
- Circuit:
- 1 x 8:3
- Independent Circuits:
- 1
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage Supply Source:
- Dual Supply
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD4532BM FAQ
1.How can I place an order for CD4532BM through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4532BM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4532BM reliable?
The price and inventory of CD4532BM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4532BM is usually 5 days.
3.What payment methods are accepted for CD4532BM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4532BM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4532BM?
CD4532BM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4532BM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4532BM?
For technical support, including CD4532BM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4532BM requirements.
6.How does Aetrix verify that CD4532BM is sourced from the original manufacturer or authorized distributors?
All CD4532BM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4532BM meets industry standards.
7.What is the process for return or replacement of CD4532BM?
All CD4532BM units undergo pre-shipment inspection (PSI). If there is an issue with CD4532BM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4532BM part is unused and in its original packaging.
Return procedure for CD4532BM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4532BM Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
