Texas Instruments CD4532BPW
- Part No.:
- CD4532BPW
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
CD4532BPW.pdf
- Description:
- IC PRIORITY ENCOD 1X8:3 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,614
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4532BPW from Texas Instruments is a CMOS 8-bit priority encoder IC in a 16-pin TSSOP package, operating over -55°C to +125°C, with supply voltage range 3 V to 18 V, propagation delay of 80 ns (at 10 V), and TTL/CMOS-compatible inputs. It converts eight active-low data inputs into three active-high binary outputs, used in keyboard encoding and interrupt prioritization circuits.
For engineers reviewing the CD4532BPW datasheet, CD4532BPW pinout, CD4532BPW application, or CD4532BPW equivalent, key selection considerations include its wide VDD range, low static current (< 100 nA at 10 V), single-supply operation, and compatibility with legacy 4000B-series logic families in space-constrained industrial control panels.
Technical Context
The CD4532BPW implements combinational priority encoding logic where input I7 has highest priority and I0 lowest; only the highest-active input determines output Y2–Y0. It features an enable input (EI) that disables encoding when high and asserts group signal (GS) low when any input is active.
Designed for direct interface with mechanical switches and open-collector sensors, it includes Schmitt-trigger inputs for noise immunity and supports cascading via GS and EO pins to build larger encoders - e.g., two CD4532BPW devices can form a 16-input priority encoder with hierarchical priority resolution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | 8-line to 3-line priority encoder with enable and group select |
| Supply Voltage Range | 3 V to 18 V - enables single-rail operation across battery-powered and industrial 12 V systems |
| Propagation Delay | 80 ns max at VDD = 10 V - supports real-time response in interrupt arbitration up to ~10 MHz effective rate |
| Input Logic Levels | TTL- and CMOS-compatible inputs with Schmitt-trigger hysteresis - tolerates slow-rising switch signals without chatter |
| Output Drive | CMOS push-pull outputs capable of ±4.2 mA at VDD = 15 V - directly drives LEDs or subsequent logic stages without buffering |
| Operating Temperature | -55°C to +125°C - qualified for extended-range industrial and aerospace environments |
| Quiescent Current | < 100 nA at VDD = 10 V - suitable for ultra-low-power wake-up detection circuits |
Pinout & Package
TSSOP-16 (PW) package: 4.4 mm × 5.0 mm body, 0.65 mm pitch, 1.2 mm max height, lead-free NiPdAu finish, MSL Level-1, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| I0–I7 | Data inputs (active-low) | Priority order: I7 highest, I0 lowest; internally pulled up via weak PMOS when unused |
| Y0–Y2 | Binary output (active-high) | Encodes highest-active input as 3-bit binary; outputs float high when EI = 1 |
| EI | Enable input (active-low) | Disables encoding and forces Y0–Y2 high and GS high when logic high |
| GS | Group signal (active-low) | Indicates any input is active; used to cascade encoders or trigger interrupt lines |
| EO | Enable output (active-low) | Propagates enable state to next-stage encoder; low when EI = 0 and no input active |
| VDD, VSS | Power supply terminals | VDD = 3–18 V; VSS = ground reference; decoupling capacitor required at VDD pin |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply voltage range | Supports 3 V microcontroller interfaces and 12–15 V industrial PLC backplanes without level shifting |
| Schmitt-trigger inputs | Eliminates need for external RC debounce on mechanical switch inputs in panel-mounted HMI systems |
| Cascadable architecture | Enables modular design of 16-, 24-, or 32-input priority encoders using GS/EO handshaking |
| Low power consumption | Sub-100 nA quiescent current allows integration into always-on sensor monitoring nodes |
| High noise immunity | Input hysteresis ≥ 1.5 V at VDD = 10 V ensures reliable operation in electrically noisy factory floors |
Applications
| Keyboard Interface | Interrupt Controller |
|---|---|
Use Scenario: Matrix keypad scanning in embedded human-machine interface (HMI) panels with up to 8 keys per encoder stage. IC Role / Device Role / Timing Role: Priority encoder translates keypress events into binary address code; GS signal triggers microcontroller interrupt. Use Value: Reduces GPIO count by 5:1 (8 inputs → 3 outputs) while preserving keypress priority during simultaneous presses. | Use Scenario: Prioritizing fault signals from multiple subsystems (e.g., motor overtemp, sensor failure, power loss) in industrial drives. IC Role / Device Role / Timing Role: Encodes highest-priority fault into 3-bit code for immediate MCU response; EO/GS enables daisy-chained fault hierarchy. Use Value: Guarantees deterministic response time < 80 ns per stage, eliminating software polling latency in safety-critical shutdown paths. |
| Industrial Control Panel | Legacy System Upgrade |
Use Scenario: Replacing discrete diode-resistor encoder networks in retrofit control cabinets with standardized logic. IC Role / Device Role / Timing Role: Single-chip replacement for 8-input wired-OR priority logic; operates from existing 12 V DC rail. Use Value: Cuts board area by >70% and eliminates solder-joint reliability risks associated with hand-wired resistor networks. | Use Scenario: Upgrading obsolete 4032 or 4532 variants in aerospace avionics with RoHS-compliant, TSSOP-packaged replacement. IC Role / Device Role / Timing Role: Pin- and function-compatible drop-in replacement for CD4532BE/CD4532BM with identical timing and drive strength. Use Value: Maintains legacy PCB layout while enabling modern reflow assembly and extending supply chain availability through 2026. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar priority encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4532BM96 | SOIC-16 package (5.0 mm × 6.2 mm), same electrical specs, MSL Level-1, 2500/reel tape-and-reel | Requires larger PCB footprint; preferred for manual prototyping or wave-soldered assemblies | Select CD4532BM96 when board layout lacks fine-pitch TSSOP routing capability or requires higher thermal mass |
| MC14532BDR2G | Onsemi variant in SOIC-16; identical logic function but 100 ns max tPD at 10 V and -55°C to +125°C rating | Marginally slower timing; validated for automotive AEC-Q100 Grade 3 but not MIL-qualified | Choose MC14532BDR2G only if sourcing diversity is required and 20 ns additional delay is acceptable in interrupt latency budget |
Compared with CD4532BM96 and MC14532BDR2G, the CD4532BPW offers the smallest footprint (4.4 × 5.0 mm), fastest propagation (80 ns), and TI's full production support through July 2026 - making it optimal for high-density, time-critical industrial control designs.
Availability
CD4532BPW is available at Aetrix Electronics and suitable for industrial control panels, aerospace avionics upgrades, and embedded HMI systems requiring stable component supply across long-lifecycle programs.
Supply support for CD4532BPW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions with broad industrial and aerospace qualification.
The CD4532BPW belongs to TI's 4000B-series CMOS logic family, designed for robust, low-power digital interfacing in harsh environments where wide voltage range and temperature resilience are critical.
FAQ
What is the maximum propagation delay of the CD4532BPW at 5 V supply?
The CD4532BPW exhibits a maximum propagation delay of 125 ns at VDD = 5 V, as specified in the Harris Semiconductor datasheet SCHS082C. This value reflects worst-case delay from input transition to stable output under load, and is measured with CL = 50 pF. The CD4532BPW maintains full functionality across its entire 3–18 V range, with timing degrading predictably at lower voltages.
Does the CD4532BPW require external pull-up resistors on its inputs?
No, the CD4532BPW does not require external pull-up resistors on I0–I7 inputs. Each input includes an internal weak PMOS pull-up transistor that biases the pin high when left unconnected. External pull-ups are only needed if stronger drive or faster rise time is required - for example, when interfacing with open-collector sensors with high leakage.
Can the CD4532BPW be used in a cascaded configuration with another CD4532BPW?
Yes, the CD4532BPW supports cascading via its GS (Group Signal) and EO (Enable Output) pins. Connect the GS of the lower-priority stage to the EI of the higher-priority stage, and tie EO outputs together with a pull-up resistor. This configuration allows two CD4532BPW devices to encode 16 inputs with strict priority hierarchy - a capability confirmed in the functional description of the CD4532BPW datasheet.
Is the CD4532BPW RoHS compliant and lead-free?
Yes, the CD4532BPW is RoHS compliant and features lead-free NiPdAu terminal finish, as documented in TI's Packaging Information Addendum dated 15-Jul-2026. Its MSL Level-1 rating confirms unlimited floor life at ≤30°C/60% RH, and it meets JEDEC MO-153 standards for TSSOP packaging.
What is the function of the GS pin on the CD4532BPW?
The GS (Group Signal) pin on the CD4532BPW is an active-low output that goes low whenever any of the I0–I7 inputs is asserted. It serves as a fast, hardware-level "any-input-active" flag - commonly used to trigger microcontroller interrupts or enable downstream logic. When EI is high, GS is forced high regardless of input states, ensuring clean disable behavior in the CD4532BPW.
CD4532BPW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- Priority Encoder
- Circuit:
- 1 x 8:3
- Independent Circuits:
- 1
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage Supply Source:
- Dual Supply
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
CD4532BPW FAQ
1.How can I place an order for CD4532BPW through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4532BPW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4532BPW reliable?
The price and inventory of CD4532BPW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4532BPW is usually 5 days.
3.What payment methods are accepted for CD4532BPW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4532BPW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4532BPW?
CD4532BPW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4532BPW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4532BPW?
For technical support, including CD4532BPW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4532BPW requirements.
6.How does Aetrix verify that CD4532BPW is sourced from the original manufacturer or authorized distributors?
All CD4532BPW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4532BPW meets industry standards.
7.What is the process for return or replacement of CD4532BPW?
All CD4532BPW units undergo pre-shipment inspection (PSI). If there is an issue with CD4532BPW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4532BPW part is unused and in its original packaging.
Return procedure for CD4532BPW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4532BPW Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
