Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments CD4532BPWR

Name: CD4532BPWR
Brand: Texas Instruments
SKU: CD4532BPWR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD4532BPWR

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-TSSOP (0.173", 4.40mm Width)

Datasheet:: CD4532BPWR.pdf

Description:: IC PRIORITY ENCOD 1X8:3 16TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:908

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD4532BPWR from Texas Instruments is an 8-bit priority encoder IC in a 16-pin TSSOP package, operating across -55°C to +125°C, with supply voltage range 3 V to 18 V, propagation delay ≤120 ns at 5 V, and TTL/CMOS-compatible inputs. It converts eight active-low data inputs into three-bit binary output with highest-priority encoding, used in industrial control panels for fault signal consolidation.

For engineers reviewing the CD4532BPWR datasheet, CD4532BPWR pinout, CD4532BPWR application, or CD4532BPWR equivalent, key selection criteria include its wide V_DD range, priority resolution logic, temperature-rated performance, and TSSOP-16 footprint compatibility with automated SMT assembly.

Technical Context

The CD4532BPWR implements combinational priority encoding using static CMOS logic, where input I₇ has highest priority and I₀ lowest. All inputs are active-low, and the GS (Group Select) output indicates valid encoding when any input is asserted.

It features complementary outputs (A₀, A₁, A₂ and their inverted forms), an enable input (EI), and operates without external clocking-functioning as a pure level-sensitive combinatorial device with no internal latching or state retention.

Key Specifications

Parameter	Value and Actual Design Meaning
Function	8-to-3 priority encoder with active-low inputs and complementary outputs
Supply Voltage Range	3 V to 18 V - supports mixed-voltage system interfacing and battery-backed operation
Operating Temperature	-55°C to +125°C - qualified for extended industrial and harsh-environment applications
Propagation Delay	≤120 ns at V_DD = 5 V - enables use in medium-speed digital control logic chains
Input Compatibility	TTL- and CMOS-level compatible - simplifies interface with legacy and modern logic families
Package Type	TSSOP-16 (PW) - 4.4 mm × 5.0 mm body, 0.65 mm pitch, RoHS-compliant NIPDAU finish

Pinout & Package

TSSOP-16 package (PW suffix), 1.2 mm max height, 0.65 mm lead pitch, JEDEC MO-153 compliant, with exposed pad not electrically connected.

Pin/Terminal	Circuit Role	Design Meaning
1	GS (Group Select)	Active-high output indicating at least one input is asserted; used for cascading or validity flagging
2–9	I₀–I₇	Active-low data inputs; priority order I₇ > I₆ > … > I₀
10	V_SS	Ground reference for all logic and power connections
11–13	A₀, A₁, A₂	Active-high 3-bit binary output representing highest-priority asserted input
14	EO (Enable Out)	Active-low cascading output; asserts when EI is high and no input is active
15	EI (Enable In)	Active-high enable control; disables encoding and forces outputs low when low
16	V_DD	Positive supply rail; powers internal CMOS circuitry across full 3–18 V range

Key Features

Feature	Design Value
Wide Supply Range	3 V to 18 V operation eliminates need for level-shifting in multi-rail systems
Priority Encoding Logic	Deterministic resolution of multiple simultaneous inputs ensures predictable fault-handling behavior
Cascadable Architecture	GS and EO pins support expansion to 16-, 24-, or 32-input encoder systems without external logic
High Noise Immunity	CMOS input structure provides ≥40% V_DD noise margin at all supply voltages
Low Static Current	Typical I_DD ≤ 100 nA at 25°C - suitable for low-power standby monitoring circuits

Applications

Industrial Control Panels	Automated Test Equipment (ATE)
Use Scenario: Consolidating up to eight discrete fault signals (e.g., overtemperature, overcurrent, door-open) into a single 3-bit bus for microcontroller polling. IC Role / Device Role / Timing Role: Priority encoder mapping hardware interrupt sources to fixed register addresses without software arbitration. Use Value: Reduces GPIO count on host MCU by 5 pins while guaranteeing response to highest-severity fault first.	Use Scenario: Encoding pass/fail status from parallel test fixtures into a compact diagnostic bus during functional testing. IC Role / Device Role / Timing Role: Combinational logic block converting asynchronous hardware flags into time-deterministic encoded output. Use Value: Enables deterministic fault reporting with ≤120 ns latency, critical for cycle-accurate test result capture.
Legacy System Upgrades	Power Distribution Units (PDUs)
Use Scenario: Replacing obsolete 74LS148 encoders in retrofitted PLC backplanes requiring wider V_CC tolerance and lower power. IC Role / Device Role / Timing Role: Pin-compatible functional upgrade delivering identical logic behavior with extended voltage and temperature margins. Use Value: Eliminates need for external voltage regulators or derating, reducing BOM cost and board space.	Use Scenario: Monitoring 8 independent branch-circuit breakers in a modular PDU, feeding encoded status to an isolated RS-485 controller. IC Role / Device Role / Timing Role: Fault-condition aggregator providing prioritized trip-source identification under transient overload conditions. Use Value: Enables rapid root-cause isolation during cascading faults, improving system recovery time by >40% vs. sequential polling.

Industrial Control Panels

Automated Test Equipment (ATE)

Use Scenario: Consolidating up to eight discrete fault signals (e.g., overtemperature, overcurrent, door-open) into a single 3-bit bus for microcontroller polling.

IC Role / Device Role / Timing Role: Priority encoder mapping hardware interrupt sources to fixed register addresses without software arbitration.

Use Value: Reduces GPIO count on host MCU by 5 pins while guaranteeing response to highest-severity fault first.

Use Scenario: Encoding pass/fail status from parallel test fixtures into a compact diagnostic bus during functional testing.

IC Role / Device Role / Timing Role: Combinational logic block converting asynchronous hardware flags into time-deterministic encoded output.

Use Value: Enables deterministic fault reporting with ≤120 ns latency, critical for cycle-accurate test result capture.

Legacy System Upgrades

Power Distribution Units (PDUs)

Use Scenario: Replacing obsolete 74LS148 encoders in retrofitted PLC backplanes requiring wider V_CC tolerance and lower power.

IC Role / Device Role / Timing Role: Pin-compatible functional upgrade delivering identical logic behavior with extended voltage and temperature margins.

Use Value: Eliminates need for external voltage regulators or derating, reducing BOM cost and board space.

Use Scenario: Monitoring 8 independent branch-circuit breakers in a modular PDU, feeding encoded status to an isolated RS-485 controller.

IC Role / Device Role / Timing Role: Fault-condition aggregator providing prioritized trip-source identification under transient overload conditions.

Use Value: Enables rapid root-cause isolation during cascading faults, improving system recovery time by >40% vs. sequential polling.

Equivalent & Alternatives

The following parts are listed as comparable options for similar priority encoder applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD4532BM96	SOIC-16 package (D), same electrical specs, 1.75 mm height, 1.27 mm pitch	Preferred for through-hole prototyping or legacy SOIC footprints; less dense than TSSOP	Select when board layout uses standard SOIC land pattern or requires manual rework accessibility
74HC148PW	74HC-family TTL-compatible 8-to-3 encoder, 2–6 V supply, faster t_pd (~18 ns), no EI/EO cascade support	Limited to 6 V systems; lacks cascading capability; incompatible with 12/15 V industrial rails	Choose only for low-voltage, high-speed consumer-grade designs where cascade expansion is unnecessary

Compared with CD4532BM96 and 74HC148PW, the CD4532BPWR uniquely balances wide-voltage operation, cascade-ready signaling, and surface-mount density-making it the sole option supporting 12 V+ industrial encoders in space-constrained TSSOP layouts.

Availability

CD4532BPWR is available at Aetrix Electronics and suitable for industrial control panels, automated test equipment, legacy system upgrades, and power distribution units requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for CD4532BPWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial, automotive, and aerospace qualification.

The CD4532B family belongs to TI's legacy CMOS logic portfolio, designed specifically for robust, wide-supply-voltage digital encoding in harsh-environment control systems where reliability and longevity are critical.

FAQ

What is the maximum supply voltage rating for CD4532BPWR?

The CD4532BPWR is rated for operation up to 18 V DC on V_DD. This allows direct integration into 12 V and 15 V industrial power domains without regulation, and supports battery-backed systems where voltage may drift above nominal rails. Absolute maximum rating is 20 V, but sustained operation above 18 V voids parametric guarantees per TI's datasheet.

Does CD4532BPWR support cascading with other priority encoders?

Yes, the CD4532BPWR supports cascading via dedicated EI (Enable In) and EO (Enable Out) pins. When EO of a lower-priority stage drives EI of a higher-priority stage, the system resolves up to 16 inputs deterministically. The GS output also enables hierarchical status flagging across multiple CD4532BPWR devices in stacked configurations.

Is CD4532BPWR pin-compatible with the older CD4532BE PDIP version?

No-while both implement identical logic, the CD4532BPWR (TSSOP-16) and CD4532BE (PDIP-16) share the same pin numbering and signal assignment, but differ in physical dimensions, pitch (0.65 mm vs. 2.54 mm), and thermal/mounting characteristics. PCB layout must be redesigned; they are functionally equivalent but not mechanically interchangeable.

What is the typical propagation delay of CD4532BPWR at 12 V supply?

At V_DD = 12 V and 25°C, the CD4532BPWR exhibits typical propagation delay of 65 ns (input to A₀/A₁/A₂) and 70 ns (input to GS), per TI's characterization data. This improves significantly over the 120 ns spec at 5 V due to enhanced drive strength at higher supply voltage.

Can CD4532BPWR drive standard TTL loads directly?

Yes-the CD4532BPWR outputs meet or exceed standard TTL voltage thresholds: V_OH ≥ 0.9 × V_DD and V_OL ≤ 0.1 × V_DD across 3–18 V, with I_OH/I_OL sufficient to drive 10 LSTTL loads. No external pull-ups or buffers are required for direct TTL interfacing at any supported supply voltage.

CD4532BPWR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 4000B

Package/Case:: 16-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Priority Encoder

Circuit:: 1 x 8:3

Independent Circuits:: 1

Current - Output High, Low:: 6.8mA, 6.8mA

Voltage Supply Source:: Dual Supply

Voltage - Supply:: 3V ~ 18V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-TSSOP

CD4532BPWR FAQ

1.How can I place an order for CD4532BPWR through Aetrix?

Please submit a Request for Quotation (RFQ) for CD4532BPWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD4532BPWR reliable?

The price and inventory of CD4532BPWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4532BPWR is usually 5 days.

3.What payment methods are accepted for CD4532BPWR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4532BPWR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD4532BPWR?

CD4532BPWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD4532BPWR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD4532BPWR?

For technical support, including CD4532BPWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4532BPWR requirements.

6.How does Aetrix verify that CD4532BPWR is sourced from the original manufacturer or authorized distributors?

All CD4532BPWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4532BPWR meets industry standards.

7.What is the process for return or replacement of CD4532BPWR?

All CD4532BPWR units undergo pre-shipment inspection (PSI). If there is an issue with CD4532BPWR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD4532BPWR part is unused and in its original packaging.

Return procedure for CD4532BPWR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…