Texas Instruments CD4572UBM96
- Part No.:
- CD4572UBM96
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD4572UBM96.pdf
- Description:
- IC CMOS HEX GATE 4INV 16-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,222
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4572UBM96 from Texas Instruments is a CMOS hex inverter with one Schmitt-trigger input, operating across -55°C to +125°C, featuring 16-pin SOIC packaging, 20-V absolute maximum supply voltage, and typical propagation delay of 100 ns at 10 V. It serves as logic-level translation and waveform shaping element in industrial control timing circuits.
For engineers reviewing the CD4572UBM96 datasheet, CD4572UBM96 pinout, CD4572UBM96 application, or CD4572UBM96 equivalent, key selection criteria include wide temperature range support, mixed-signal compatibility with TTL/CMOS interfaces, Schmitt-trigger noise immunity on input A1, and SOIC-16 footprint suitability for space-constrained PCB layouts.
Technical Context
The CD4572UBM96 integrates six independent inverters - five standard CMOS inverters and one Schmitt-trigger inverter (Input A1) - enabling simultaneous signal inversion and hysteresis-based noise rejection. Its dual-rail operation supports VDD = 3–20 V and VSS = 0 V or negative bias, with input thresholds scaling proportionally to supply voltage.
Logic levels comply with standard CMOS thresholds (VIL ≤ 30% VDD, VIH ≥ 70% VDD), while the Schmitt-trigger input provides ∼1.5 V hysteresis at 5 V supply, reducing susceptibility to slow-rising or noisy signals in sensor interface and clock conditioning applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3 V to 20 V - Enables direct interface with legacy 5 V, 12 V, and 15 V logic systems without level-shifting. |
| Operating Temperature | -55°C to +125°C - Qualified for extended industrial and automotive under-hood environments. |
| Propagation Delay (tPLH/tPHL) | 100 ns max at VDD = 10 V - Sufficient for low-speed control logic, debounce, and oscillator feedback paths. |
| Input Hysteresis (A1) | ≈1.5 V at VDD = 5 V - Provides robust noise margin against EMI in motor control feedback or switch sensing. |
| Output Drive (IOH/IOL) | ±4.2 mA at VDD = 15 V - Capable of directly driving LEDs, small relays, or cascaded CMOS inputs. |
| Quiescent Current (IDD) | 100 nA max at VDD = 15 V - Supports ultra-low-power standby modes in battery-backed systems. |
Pinout & Package
CD4572UBM96 is housed in a 16-lead SOIC (Small Outline Integrated Circuit) package, 3.9 mm wide, 9.9 mm long, 1.75 mm height max, with 1.27 mm lead pitch and NIPDAU lead finish. Moisture sensitivity level is Level-1 (unlimited floor life at ≤30°C/60% RH).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Inverter Input A1 (Schmitt-trigger) | Only input with hysteresis; accepts slow or noisy signals without oscillation. |
| 2 | Inverter Output Y1 | Complementary output of A1; drives downstream logic or analog comparators. |
| 3 | Inverter Input A2 | Standard CMOS input; threshold scales with VDD; no hysteresis. |
| 4 | Inverter Output Y2 | Output of A2; electrically identical to other Y outputs except A1/Y1 pair. |
| 5–16 | Remaining Inputs (A3–A6) and Outputs (Y3–Y6), VDD, VSS | Pins 5–6, 8–9, 11–12, 14–15 = A/Y pairs; Pin 16 = VDD; Pin 8 = VSS. |
Key Features
| Feature | Design Value |
|---|---|
| One Schmitt-trigger input | Enables reliable edge detection on slow-rising signals (e.g., mechanical switch bounce, thermistor outputs). |
| Wide supply voltage range | Eliminates need for dedicated voltage regulators when interfacing mixed-voltage subsystems. |
| High noise immunity | CMOS input structure with >70% VDD high-threshold and <30% VDD low-threshold ensures stable switching. |
| Low static power consumption | Sub-100 nA IDD enables use in always-on monitoring circuits without measurable battery drain. |
| SOIC-16 footprint compatibility | Matches industry-standard land pattern (NS0016A), simplifying layout reuse and rework. |
Applications
| Industrial Sensor Interface | Legacy System Logic Translation |
|---|---|
|
Use Scenario: Converting analog sensor outputs (e.g., thermistor voltage dividers) into clean digital edges for microcontroller GPIO capture. IC Role / Device Role / Timing Role: Signal conditioner and noise filter via Schmitt-trigger input A1; remaining inverters buffer and invert control signals. Use Value: Eliminates external RC debounce and reduces BOM count by integrating hysteresis and inversion in one IC. |
Use Scenario: Interfacing 12 V relay drivers with 3.3 V microcontrollers in factory automation panels. IC Role / Device Role / Timing Role: Level translator and signal inverter; uses wide VDD range to accept 12 V input and output 3.3 V–compatible logic levels. Use Value: Avoids discrete transistor translators or dedicated level-shifters, lowering assembly cost and board area. |
| Motor Control Feedback Conditioning | Low-Power Oscillator Core |
|
Use Scenario: Cleaning hall-effect encoder signals before feeding to FPGA quadrature decoders. IC Role / Device Role / Timing Role: Noise-suppressing front-end stage; Schmitt-trigger input rejects EMI from nearby motor windings. Use Value: Prevents false edge counts during high-noise commutation events, improving position accuracy. |
Use Scenario: Building a relaxation oscillator using CD4572UBM96's internal inverters and external RC network. IC Role / Device Role / Timing Role: Gain element and inverter in astable multivibrator configuration; low IDD extends battery life. Use Value: Generates precise low-frequency clocks (e.g., 1–10 kHz) with minimal external components and zero quiescent current overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hex inverter with Schmitt-trigger applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4069UBM96 | No Schmitt-trigger input; all six inverters are standard CMOS. | Unsuitable for noisy or slow-rising inputs; requires external hysteresis circuitry. | Select only when all inputs are clean, fast-rising logic signals and cost is primary constraint. |
| SN74HC14DR | Six Schmitt-trigger inverters; narrower VCC range (2–6 V); higher speed (tpd ≈ 19 ns @ 5 V). | Not usable above 6 V; incompatible with 12 V/15 V industrial rails without regulation. | Prefer for 3.3 V/5 V systems requiring faster response and full-Schmitt functionality. |
Compared with CD4572UBM96, CD4069UBM96 lacks noise immunity on all inputs, limiting reliability in harsh environments, while SN74HC14DR offers superior speed and uniform hysteresis but sacrifices high-voltage operation - making CD4572UBM96 uniquely suited for mixed-voltage, noise-prone industrial control nodes.
Availability
CD4572UBM96 is available at Aetrix Electronics and suitable for industrial sensor interface, motor control feedback conditioning, and low-power oscillator core applications requiring stable component supply across extended temperature ranges and legacy voltage rails.
Supply support for CD4572UBM96 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 90 years of innovation in industrial, automotive, and communications markets.
The CD4572UBM96 belongs to TI's legacy CD4000-series CMOS logic family, designed for robust, wide-supply-voltage operation in industrial control, instrumentation, and aerospace systems where reliability under extreme conditions is critical.
FAQ
What is the function of Pin 1 on the CD4572UBM96?
Pin 1 on the CD4572UBM96 is the input to the sole Schmitt-trigger inverter (A1). Unlike the other five standard CMOS inputs, it features built-in hysteresis (~1.5 V at 5 V supply), making it ideal for cleaning slow-rising or noisy signals such as mechanical switch closures or analog sensor outputs before digitization. This behavior is intrinsic to the CD4572UBM96 design and confirmed in the Harris/TI datasheet.
Does the CD4572UBM96 support operation at 3.3 V?
Yes, the CD4572UBM96 supports operation down to 3 V per its absolute minimum supply rating. At 3.3 V, it delivers valid CMOS logic levels (VOH ≥ 0.9 × VDD, VOL ≤ 0.1 × VDD) and maintains functional Schmitt-trigger behavior on Pin 1, though hysteresis magnitude scales linearly with supply voltage. This makes the CD4572UBM96 compatible with modern low-voltage microcontrollers while retaining backward compatibility.
Is the CD4572UBM96 pin-compatible with CD4069UBM96?
No, the CD4572UBM96 is not pin-compatible with CD4069UBM96. Although both are 16-pin SOIC hex inverters, their internal pin assignments differ: CD4572UBM96 allocates Pin 1 to the Schmitt-trigger input and Pins 5–15 to alternating A/Y pairs plus VDD/VSS, whereas CD4069UBM96 uses a different pinout (e.g., Pin 1 = A1 input, Pin 2 = Y1 output, Pin 3 = A2 input, etc.). Swapping them without PCB revision will cause functional failure.
What is the maximum output current capability of the CD4572UBM96?
The CD4572UBM96 specifies ±4.2 mA output drive capability (IOH/IOL) at VDD = 15 V and 25°C, sufficient to directly drive LEDs, small-signal relays, or up to four standard CMOS inputs. Output voltage swing remains within 0.5 V of rails under this load. Exceeding this current risks exceeding safe operating area limits and degrading propagation delay or lifetime reliability of the CD4572UBM96.
Can the CD4572UBM96 be used in an astable multivibrator configuration?
Yes, the CD4572UBM96 is commonly used to construct low-frequency astable multivibrators (relaxation oscillators) by connecting one inverter's output to its input through an RC network. The Schmitt-trigger input (A1) is especially effective for this purpose due to its defined switching thresholds. Frequency stability depends on RC tolerance and supply voltage; typical designs using CD4572UBM96 achieve 1–100 kHz range with low quiescent current.
CD4572UBM96 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NOR/NAND/INVERT Gate
- Number of Circuits:
- 6
- Number of Inputs:
- 8 Input (1, 1, 2, 2, 1, 1)
- Schmitt Trigger Input:
- No
- Output Type:
- Differential
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD4572UBM96 FAQ
1.How can I place an order for CD4572UBM96 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4572UBM96 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4572UBM96 reliable?
The price and inventory of CD4572UBM96 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4572UBM96 is usually 5 days.
3.What payment methods are accepted for CD4572UBM96?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4572UBM96 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4572UBM96?
CD4572UBM96 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4572UBM96 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4572UBM96?
For technical support, including CD4572UBM96 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4572UBM96 requirements.
6.How does Aetrix verify that CD4572UBM96 is sourced from the original manufacturer or authorized distributors?
All CD4572UBM96 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4572UBM96 meets industry standards.
7.What is the process for return or replacement of CD4572UBM96?
All CD4572UBM96 units undergo pre-shipment inspection (PSI). If there is an issue with CD4572UBM96, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4572UBM96 part is unused and in its original packaging.
Return procedure for CD4572UBM96:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4572UBM96 Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
