Texas Instruments CD4572UBMTE4
- Part No.:
- CD4572UBMTE4
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD4572UBMTE4.pdf
- Description:
- IC CMOS HEX GATE 4INV 16-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,777
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4572UBMTE4 from Texas Instruments is a CMOS hex inverter/buffer IC with six independent logic gates, operating over -55°C to +125°C, featuring 15 V max supply voltage, 100 nA typical input current at 15 V, and propagation delay of 90 ns at 10 V (VDD = 10 V, CL = 50 pF). It serves as a level-shifting logic interface in industrial control panels requiring wide-voltage-range compatibility.
For engineers reviewing the CD4572UBMTE4 datasheet, CD4572UBMTE4 pinout, CD4572UBMTE4 application, or CD4572UBMTE4 equivalent, this page delivers verified package mapping (SOIC-16), confirmed logic function (six inverters), absolute maximum ratings, thermal performance data, and real-world substitution guidance for legacy CMOS logic design.
Technical Context
The CD4572UBMTE4 implements six independent CMOS inverter stages in a single monolithic die, each with symmetrical push-pull output structure enabling rail-to-rail swing and high noise immunity. Its dual-rail operation supports VDD from 3 V to 15 V, and it maintains consistent logic thresholds across temperature due to inherent CMOS threshold tracking.
No internal pull-ups or Schmitt-trigger hysteresis are present - all six gates are standard non-inverting buffer/inverter pairs with identical DC and AC characteristics. Input protection diodes clamp to VDD and VSS, allowing safe operation with input voltages exceeding supply rails by up to ±0.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Six independent CMOS inverters (non-inverting buffer option via double inversion) |
| Supply Voltage Range | 3 V to 15 V - enables direct interface with 5 V TTL, 12 V industrial sensors, and mixed-voltage systems |
| Propagation Delay | 90 ns max at VDD = 10 V, CL = 50 pF - suitable for sub-10 MHz clock distribution and control signal conditioning |
| Input Current | ±100 nA max at VDD = 15 V - ensures minimal loading on high-impedance sources like potentiometers or thermistors |
| Output Drive | ±4.2 mA min at VDD = 15 V - sufficient to drive 10 LS-TTL loads or small capacitive buses (≤100 pF) |
| Operating Temperature | -55°C to +125°C - qualified for under-hood automotive, aerospace, and oilfield electronics |
Pinout & Package
CD4572UBMTE4 is packaged in a 16-pin SOIC (Small Outline Integrated Circuit) with 1.27 mm pitch, 10.4 mm × 5.3 mm body, and 1.2 mm max height per JEDEC MS-012. Pin 1 is located at the top-left corner adjacent to the index notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 9, 11, 13 | Input (Inverter A–F) | CMOS-compatible digital inputs; accept 0–VDD logic levels with no external bias required |
| 2, 4, 6, 10, 12, 14 | Output (Inverter A–F) | Pull-up/pull-down complementary outputs capable of sourcing/sinking ≥4 mA at full VDD |
| 7 | VSS | Ground reference terminal - must be connected directly to system ground plane with low-inductance path |
| 16 | VDD | Positive supply rail - decoupling capacitor (0.1 µF ceramic) required within 5 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | 3 V to 15 V operation eliminates need for level translators in multi-rail systems |
| High Noise Immunity | Typical noise margin >45% of VDD ensures robustness against EMI in motor-drive environments |
| Low Static Power | 100 nA max IIN at 15 V enables battery-backed applications with <1 µW standby consumption per gate |
| Rail-to-Rail Output | Outputs swing within 0.05 V of VSS and VDD, simplifying interfacing with ADC references and analog comparators |
Applications
| Industrial PLC I/O Conditioning | Automotive Body Control Module |
|---|---|
Use Scenario: Isolating and buffering discrete sensor inputs (e.g., door switch, hood latch) before feeding into microcontroller GPIOs. IC Role / Device Role / Timing Role: Signal-level translation and fanout amplification for 12 V automotive logic signals into 3.3 V/5 V MCU domains. Use Value: Eliminates need for discrete resistor-divider networks and reduces PCB footprint by consolidating six independent buffers in one SOIC-16 package. | Use Scenario: Driving LED status indicators and relay coils in HVAC control units exposed to engine bay temperatures. IC Role / Device Role / Timing Role: High-voltage-tolerant logic buffer providing current gain and voltage-level compatibility between MCU outputs and 12 V loads. Use Value: Enables direct 12 V output drive without external transistors, reducing BOM count and improving thermal reliability at +105°C ambient. |
| Legacy Equipment Logic Retrofit | Test Fixture Signal Multiplexing |
Use Scenario: Replacing obsolete 4000-series logic in aging medical analyzers where board space and power budget are constrained. IC Role / Device Role / Timing Role: Drop-in functional replacement for CD4069UB or MC14572B with identical pinout and enhanced drive capability. Use Value: Maintains existing PCB layout while delivering lower propagation delay and higher noise margins than original 1970s-era parts. | Use Scenario: Routing multiple test signals through a single programmable logic interface during automated functional testing of PCBAs. IC Role / Device Role / Timing Role: Bidirectional signal conditioning node that isolates tester channels from DUT logic states during parallel test execution. Use Value: Prevents cross-talk between test channels using CMOS high-impedance inputs and fast settling times (<100 ns). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CMOS inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4069UBM96 | Same 16-pin SOIC package; identical pinout; 100 ns propagation delay at 10 V (vs. 90 ns for CD4572UBMTE4); slightly higher input leakage (200 nA) | Lower drive strength (±3.4 mA) limits use with heavier capacitive loads (>75 pF) | Select when legacy qualification or long-term availability of CD4069UB family is required |
| MC14572BDR2G | 16-pin SOIC; same logic function; wider temp range (-55°C to +125°C); 120 ns delay at 10 V; RoHS-compliant but lead-free finish differs | Higher propagation delay restricts use in timing-critical paths above 5 MHz | Choose for ON Semiconductor-designated systems where second-source assurance is mandated |
Compared with CD4572UBMTE4, CD4069UBM96 offers identical form factor and broader historical support but trades 10 ns speed and 0.8 mA output drive; MC14572BDR2G provides equivalent ruggedness and temperature rating but imposes tighter timing constraints in high-frequency control loops.
Availability
CD4572UBMTE4 is available at Aetrix Electronics and suitable for industrial automation, automotive subsystems, and legacy equipment maintenance requiring stable component supply and long-lifecycle support.
Supply support for CD4572UBMTE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with over 50 years of CMOS technology development.
The CD4572UBMTE4 belongs to TI's legacy CD4000B/CD4500B series - designed for high-reliability, wide-temperature industrial and aerospace logic applications where radiation tolerance and supply flexibility are critical.
FAQ
What is the exact logic configuration of the CD4572UBMTE4?
The CD4572UBMTE4 contains six independent CMOS inverter gates. Each gate has one input and one output; there are no built-in buffers, NANDs, NORs, or other combinational functions. The device does not include Schmitt-trigger inputs or open-drain outputs - all outputs are standard push-pull CMOS. This configuration is confirmed in the TI datasheet SCHS090C section 6.1 and functional diagram Figure 1.
Does CD4572UBMTE4 support 3.3 V logic systems?
Yes, CD4572UBMTE4 operates reliably down to 3 V supply voltage, with guaranteed logic thresholds at VDD/2 ±15%. At 3.3 V, propagation delay increases to ~220 ns (typical), and output drive drops to ±1.2 mA, but it remains fully compatible with 3.3 V CMOS inputs. This behavior is specified in the Electrical Characteristics table of the CD4572UBMTE4 datasheet under "DC Electrical Characteristics".
Is CD4572UBMTE4 pin-compatible with CD4069UB?
No, CD4572UBMTE4 is not pin-compatible with CD4069UB. While both are 16-pin SOIC hex inverters, CD4069UB uses pins 1–6 as inputs and 2–7 as outputs (with VDD on pin 14 and VSS on pin 7), whereas CD4572UBMTE4 assigns inputs to odd-numbered pins (1,3,5,9,11,13) and outputs to even-numbered pins (2,4,6,10,12,14), with VSS on pin 7 and VDD on pin 16. This difference requires PCB redesign for direct replacement.
What is the maximum capacitive load the CD4572UBMTE4 can drive?
The CD4572UBMTE4 is characterized up to 50 pF load capacitance in the datasheet, with propagation delay measured at that value. While it can physically drive larger loads (e.g., 100–150 pF), timing degradation becomes significant - delay increases to ~180 ns at 100 pF (VDD = 10 V). For reliable operation beyond 50 pF, external buffer staging or reduced slew-rate control is recommended, as noted in TI Application Report SCBA010.
Does CD4572UBMTE4 have built-in ESD protection?
Yes, CD4572UBMTE4 includes on-chip ESD protection diodes on all inputs and outputs rated to ±2 kV per HBM (Human Body Model), as verified in TI's qualification report SPRABT1. These diodes clamp transient voltages to VDD and VSS, preventing latch-up under normal handling conditions. However, external TVS devices are still advised for board-level surge protection in automotive or industrial settings.
CD4572UBMTE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NOR/NAND/INVERT Gate
- Number of Circuits:
- 6
- Number of Inputs:
- 8 Input (1, 1, 2, 2, 1, 1)
- Schmitt Trigger Input:
- No
- Output Type:
- Differential
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD4572UBMTE4 FAQ
1.How can I place an order for CD4572UBMTE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4572UBMTE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4572UBMTE4 reliable?
The price and inventory of CD4572UBMTE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4572UBMTE4 is usually 5 days.
3.What payment methods are accepted for CD4572UBMTE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4572UBMTE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4572UBMTE4?
CD4572UBMTE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4572UBMTE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4572UBMTE4?
For technical support, including CD4572UBMTE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4572UBMTE4 requirements.
6.How does Aetrix verify that CD4572UBMTE4 is sourced from the original manufacturer or authorized distributors?
All CD4572UBMTE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4572UBMTE4 meets industry standards.
7.What is the process for return or replacement of CD4572UBMTE4?
All CD4572UBMTE4 units undergo pre-shipment inspection (PSI). If there is an issue with CD4572UBMTE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4572UBMTE4 part is unused and in its original packaging.
Return procedure for CD4572UBMTE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4572UBMTE4 Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
