Texas Instruments CD4572UBPWR
- Part No.:
- CD4572UBPWR
- Manufacturer:
- Texas Instruments
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
CD4572UBPWR.pdf
- Description:
- IC CMOS HEX GATE 4INV 16-TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,981
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD4572UBPWR from Texas Instruments is a CMOS hex inverter/buffer IC with six independent logic gates - one inverter, two NOR gates, one NAND gate, one OR gate, and one AND gate - operating over -55°C to +125°C, with supply voltage range 3 V to 18 V, and typical propagation delay of 90 ns at 5 V. It serves as a versatile logic resource in legacy industrial control and instrumentation signal conditioning.
For engineers reviewing the CD4572UBPWR datasheet, CD4572UBPWR pinout, CD4572UBPWR application, or CD4572UBPWR equivalent, this device offers mixed-logic-function integration in a space-constrained TSSOP-16 package with industry-standard pin compatibility across the CD4572UB family and full temperature-range operation for ruggedized designs.
Technical Context
The CD4572UBPWR implements six discrete logic functions in a single monolithic CMOS die: one inverter (A→Y), two 2-input NOR gates (A,B→Y), one 2-input NAND gate (A,B→Y), one 2-input OR gate (A,B→Y), and one 2-input AND gate (A,B→Y). All inputs are compatible with TTL and CMOS logic levels.
It features high noise immunity (typical VNIH = 0.45 VDD, VNIL = 0.55 VDD), low static current (<100 nA at 25°C), and rail-to-rail output swing. Input protection diodes enable robust ESD tolerance per MIL-STD-883 Class 3B.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | CMOS - enables ultra-low static power and wide VDD tolerance (3–18 V). |
| Supply Voltage Range | 3 V to 18 V - supports direct interface with 5 V, 12 V, and battery-backed systems without level shifters. |
| Operating Temperature | -55°C to +125°C - qualified for aerospace, military, and under-hood automotive environments. |
| Propagation Delay | 90 ns max at VDD = 5 V - sufficient for sub-10 MHz clock distribution and asynchronous control timing. |
| Input Compatibility | TTL- and CMOS-compatible inputs - simplifies mixed-voltage board-level integration. |
| Output Drive | ±4.2 mA at VDD = 15 V - capable of directly driving LEDs, small relays, or multiple CMOS loads (fan-out ≥ 50). |
Pinout & Package
TSSOP-16 (PW) package: 4.4 mm × 5.0 mm body, 0.65 mm lead pitch, 1.2 mm max height, RoHS-compliant NIPDAU finish, MSL Level-1, tape-and-reel (2000 pcs/reel), pin 1 quadrant Q1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | AND Gate Input A | First input of 2-input AND function; high-impedance CMOS input with hysteresis-free threshold. |
| 2 | AND Gate Input B | Second input of 2-input AND function; electrically identical to Pin 1. |
| 3 | AND Gate Output Y | Active-high output; swings rail-to-rail and sinks/sours ±4.2 mA at 15 V. |
| 4 | NOR Gate 1 Input A | First input of first 2-input NOR gate; shares same electrical specs as all inputs. |
| 5 | NOR Gate 1 Input B | Second input of first 2-input NOR gate; no internal pull-up/pull-down. |
| 6 | NOR Gate 1 Output Y | Active-low output; complements logical OR of Pins 4 and 5. |
| 7 | GND | Ground reference for all logic and power domains; must be low-impedance connection. |
| 8 | OR Gate Input A | First input of 2-input OR gate; unbuffered CMOS input with standard VIL/VIH. |
| 9 | OR Gate Input B | Second input of 2-input OR gate; identical to Pin 8. |
| 10 | OR Gate Output Y | Active-high output; logical sum of Pins 8 and 9. |
| 11 | NAND Gate Input A | First input of 2-input NAND gate; compatible with TTL input thresholds at 5 V. |
| 12 | NAND Gate Input B | Second input of 2-input NAND gate; no internal termination. |
| 13 | NAND Gate Output Y | Active-low output; complements logical AND of Pins 11 and 12. |
| 14 | Inverter Input A | Single input to inverting buffer; used for signal polarity reversal or noise filtering. |
| 15 | Inverter Output Y | Complemented output of Pin 14; matches propagation delay and drive strength of other outputs. |
| 16 | VDD | Positive supply rail; bypass capacitor (0.1 µF ceramic) required within 5 mm of this pin. |
Key Features
| Feature | Design Value |
|---|---|
| Mixed logic gate integration | Six distinct logic functions in one TSSOP-16 package reduce board area and interconnect count vs. discrete gate arrays. |
| Rail-to-rail CMOS output swing | Ensures full logic-level compatibility across diverse downstream receivers without external level-shifting circuitry. |
| Wide supply voltage range (3–18 V) | Eliminates need for separate voltage regulators in multi-rail systems such as industrial PLC I/O modules. |
| High noise immunity | Input thresholds scale with VDD, maintaining >45% noise margin across full voltage and temperature range. |
| Low quiescent current | <100 nA at 25°C enables use in always-on monitoring circuits with battery backup or energy harvesting. |
Applications
| Industrial Control Logic | Legacy Instrumentation Interface |
|---|---|
|
Use Scenario: Signal conditioning and discrete logic decoding in programmable logic controller (PLC) backplane modules where space and thermal budget are constrained. IC Role / Device Role / Timing Role: Performs real-time Boolean combination of sensor status bits and control command flags before latching into register banks. Use Value: Reduces gate-count footprint by consolidating six logic types into one device, lowering assembly cost and improving long-term reliability versus discrete SMT gate arrays. |
Use Scenario: Interfacing analog front-end multiplexers and digital display drivers in portable multimeters and oscilloscope front panels. IC Role / Device Role / Timing Role: Buffers and inverts control signals for LCD segment drivers while generating enable strobes for ADC sampling windows. Use Value: Enables single-supply operation from 9 V batteries with rail-to-rail outputs driving high-capacitance display lines without external buffers. |
| Aerospace Power Sequencing | Automotive Body Controller |
|
Use Scenario: Implementing fault-tolerant power-up sequencing and reset coordination across avionics subsystems operating at extended temperature extremes. IC Role / Device Role / Timing Role: Generates synchronized enable signals for DC/DC converters and FPGA configuration blocks using hard-wired logic combinations. Use Value: Qualified to -55°C/+125°C with no derating, eliminating need for thermal compensation circuitry in sealed flight-critical enclosures. |
Use Scenario: Managing door lock actuator enable logic and mirror position feedback decoding in vehicle body control modules (BCMs). IC Role / Device Role / Timing Role: Combines ignition status, key fob signals, and door switch states to generate safe, debounced actuator drive commands. Use Value: High noise immunity prevents false triggering from alternator ripple or RF interference in 12 V automotive harnesses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar mixed-logic-gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4072UBM | Contains only dual 2-input OR gates (no AND/NAND/NOR/inverter); SOIC-14 package, 14 pins. | Limited to OR-only functions; requires additional devices for full CD4572UBPWR functionality. | Select when only OR logic is needed and board layout uses SOIC-14 footprints. |
| MC14572UBDR2G | Pin-compatible TSSOP-16 variant from ON Semiconductor; identical logic map and electrical specs, but different MSL rating (Level-3 vs Level-1). | Same functional replacement with identical pinout and timing, but requires reflow profile adjustment for moisture-sensitive handling. | Select when sourcing diversity is required and MSL Level-3 process controls are already in place. |
Compared with CD4572UBPWR, CD4072UBM provides only OR logic in a smaller package but cannot replace the full function set, while MC14572UBDR2G delivers identical logic and pinout with minor packaging-process differences-making it the closest functional alternative for drop-in redesigns.
Availability
CD4572UBPWR is available at Aetrix Electronics and suitable for industrial control logic, aerospace power sequencing, and automotive body controller applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD4572UBPWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with over 90 years of innovation in high-reliability components.
The CD4572UBPWR belongs to TI's legacy CD4000-series CMOS logic family, designed for ruggedized, wide-voltage, extended-temperature applications where interoperability with legacy systems and long-term obsolescence resistance are critical.
FAQ
What logic functions does the CD4572UBPWR integrate?
The CD4572UBPWR integrates six independent logic functions in one TSSOP-16 package: one inverter, two 2-input NOR gates, one 2-input NAND gate, one 2-input OR gate, and one 2-input AND gate. Each function operates with standard CMOS input thresholds and rail-to-rail outputs. This configuration allows system designers to replace multiple discrete logic ICs with a single CD4572UBPWR, reducing PCB area and interconnect complexity in space-constrained applications.
Is the CD4572UBPWR pin-compatible with other CD4572UB variants?
Yes, the CD4572UBPWR is fully pin-compatible with all other CD4572UB variants-including CD4572UBE (PDIP-16), CD4572UBM (SOIC-16), and CD4572UBNSR (SOP-16)-as they share identical pin numbering, logic mapping, and electrical specifications. The only differences lie in package dimensions, thermal characteristics, and moisture sensitivity level; thus, CD4572UBPWR can be substituted into existing layouts designed for those variants with no schematic or netlist changes.
What is the maximum operating frequency supported by the CD4572UBPWR?
The CD4572UBPWR is not characterized for maximum clock frequency due to its combinational logic architecture, but its typical propagation delay is 90 ns at VDD = 5 V and 25°C, supporting reliable operation up to approximately 5–6 MHz in synchronous edge-triggered contexts. In asynchronous logic networks, timing depends on path depth and loading; for example, a three-gate cascade yields ~270 ns total delay. System-level timing must be verified per actual load capacitance and supply conditions.
Does the CD4572UBPWR require external pull-up or pull-down resistors on unused inputs?
Yes, all unused inputs on the CD4572UBPWR must be terminated to either VDD or GND using external resistors (typically 10–100 kΩ) to prevent floating nodes, which can cause increased supply current, erratic output behavior, or localized heating. CMOS inputs have high impedance and no internal termination; leaving them unconnected risks metastability and violates TI's recommended handling practices outlined in the CD4572UB datasheet.
Can the CD4572UBPWR drive LED indicators directly?
Yes, the CD4572UBPWR can drive standard 2 mA–5 mA LEDs directly when operated at VDD ≥ 9 V, using an appropriate series current-limiting resistor. At VDD = 12 V, each output can sink or source up to ±4.2 mA, enabling direct LED connection with a 1.5 kΩ resistor for ~5 mA forward current. For higher-current LEDs or lower supply voltages, an external transistor buffer is recommended to maintain output integrity and avoid exceeding absolute maximum ratings.
CD4572UBPWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 4000B
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- NOR/NAND/INVERT Gate
- Number of Circuits:
- 6
- Number of Inputs:
- 8 Input (1, 1, 2, 2, 1, 1)
- Schmitt Trigger Input:
- No
- Output Type:
- Differential
- Current - Output High, Low:
- 6.8mA, 6.8mA
- Voltage - Supply:
- 3V ~ 18V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
CD4572UBPWR FAQ
1.How can I place an order for CD4572UBPWR through Aetrix?
Please submit a Request for Quotation (RFQ) for CD4572UBPWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD4572UBPWR reliable?
The price and inventory of CD4572UBPWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD4572UBPWR is usually 5 days.
3.What payment methods are accepted for CD4572UBPWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD4572UBPWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD4572UBPWR?
CD4572UBPWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD4572UBPWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD4572UBPWR?
For technical support, including CD4572UBPWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD4572UBPWR requirements.
6.How does Aetrix verify that CD4572UBPWR is sourced from the original manufacturer or authorized distributors?
All CD4572UBPWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD4572UBPWR meets industry standards.
7.What is the process for return or replacement of CD4572UBPWR?
All CD4572UBPWR units undergo pre-shipment inspection (PSI). If there is an issue with CD4572UBPWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD4572UBPWR part is unused and in its original packaging.
Return procedure for CD4572UBPWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD4572UBPWR Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
