Texas Instruments CD54ACT109F3A
- Part No.:
- CD54ACT109F3A
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- -
- Datasheet:
-
CD54ACT109F3A.pdf
- Description:
- CD54ACT109 DUAL POSITIVE-EDGE TR
- Quantity:
- Payment:

- Shipping:

Inventory:288
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD54ACT109F3A from Texas Instruments is a dual J-K positive-edge-triggered flip-flop with independent preset and clear inputs, designed for high-reliability military-grade logic sequencing. It operates over –55°C to 125°C, delivers ±24-mA output drive, supports 114-MHz max clock frequency at 85°C, and features TTL-voltage-compatible inputs. It is used in radiation-tolerant avionics timing control and synchronous state machines requiring deterministic edge-triggered behavior.
For engineers reviewing the CD54ACT109F3A datasheet, CD54ACT109F3A pinout, CD54ACT109F3A application, or CD54ACT109F3A equivalent, key selection criteria include MIL-PRF-38535 qualification, CDIP-F package thermal robustness, SCR-latchup immunity, and guaranteed propagation delay matching across temperature extremes.
Technical Context
This device implements two fully independent CMOS-based J-K flip-flops sharing only VCC and GND. Each flip-flop responds exclusively to the rising edge of CLK while PRE and CLR override all other inputs asynchronously - enabling hard-wired reset/set in safety-critical sequencers. The internal circuitry uses balanced transistor sizing to minimize skew between Q and Q̅ outputs.
It employs TI's SCR-latchup-resistant ACT process with 2-kV HBM ESD protection and meets MIL-STD-883 Class B requirements. Input thresholds are fixed at VIH = 2 V and VIL = 0.8 V, ensuring compatibility with legacy TTL systems without level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - ensures stable operation under regulated 5-V military power rails with ±10% tolerance. |
| Max Clock Frequency | 114 MHz at –40°C to 85°C - enables high-speed synchronous control in digital signal routing and counter applications. |
| Output Drive | ±24 mA - directly drives 15 F-series TTL loads or 50-Ω transmission lines without external buffers. |
| Propagation Delay | tPLH/tPHL ≤ 9.4 ns (85°C) - guarantees tight timing margins in multi-stage pipeline designs. |
| Operating Temp Range | –55°C to 125°C - qualified per MIL-PRF-38535 for deployment in airborne, spaceborne, and ground vehicle electronics. |
| ESD Protection | ≥2 kV HBM - exceeds MIL-STD-883 Method 3015, reducing field failure risk in handling and assembly. |
| Input Compatibility | TTL-voltage - accepts standard 0.8 V / 2.0 V logic thresholds, eliminating need for interface translation in mixed-technology systems. |
Pinout & Package
CD54ACT109F3A is housed in a hermetically sealed 16-pin Ceramic Dual In-line Package (CDIP-F), rated for high-reliability military environments. Its lead finish is tin-lead (SnPb), and it complies with MIL-STD-883 screening requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8 | Flip-flop 1 inputs/outputs | Pins 1–3: CLR1, J1, K1; Pin 4: CLK1; Pin 5: PRE1; Pins 6–7: Q1, Q̅1; Pin 8: GND - full functional access to first flip-flop. |
| 9, 10, 11, 12, 13, 14, 15, 16 | Flip-flop 2 inputs/outputs & supply | Pins 9–11: VCC, CLR2, J2; Pin 12: CLK2; Pin 13: PRE2; Pins 14–15: Q2, Q̅2; Pin 16: not connected - second flip-flop plus dedicated VCC and NC pin. |
Key Features
| Feature | Design Value |
|---|---|
| Positive-edge triggering | CLK response defined at voltage threshold (not edge rate), enabling reliable operation even with slow-rising clocks up to 10 ns/V slew rate. |
| Asynchronous preset/clear | Dedicated active-low PRE and CLR per flip-flop allow immediate state initialization or forced reset independent of clock timing. |
| Toggle and D-type mode support | J=HIGH/K=LOW configures toggle mode; J=K tied together enables D-type behavior - reduces external logic count in finite-state machines. |
| Balanced propagation delays | tPLH ≈ tPHL within 0.1 ns - minimizes duty-cycle distortion in clock-dividing or pulse-width modulation circuits. |
| MIL-PRF-38535 qualification | Fully tested per QML Class V requirements including burn-in, life test, and parametric screening - required for DoD procurement. |
Applications
| Avionics Flight Control Sequencing | Secure Communication Protocol State Machines |
|---|---|
|
Use Scenario: Synchronizing discrete sensor sampling and actuator enable signals in triple-modular-redundant (TMR) flight computers. IC Role / Device Role / Timing Role: Dual-edge-triggered storage element enforcing strict setup/hold timing on command latching paths. Use Value: Guaranteed 4.8-ns setup time and 0-ns hold time ensure deterministic sampling under worst-case temperature and voltage conditions. |
Use Scenario: Implementing handshake protocols between encryption co-processors and host microcontrollers in Type 1 crypto modules. IC Role / Device Role / Timing Role: Glue logic synchronizer converting asynchronous request/acknowledge signals into clock-aligned state transitions. Use Value: Asynchronous PRE/CLR allows immediate protocol abort or restart without waiting for clock edges - critical for fault containment. |
| Radiation-Hardened Telemetry Encoders | High-Temperature Engine Control Logic |
|
Use Scenario: Encoding telemetry frame headers in satellite transponders exposed to total ionizing dose (TID) > 100 krad(Si). IC Role / Device Role / Timing Role: Radiation-tolerant storage node preserving frame alignment integrity during single-event transients. Use Value: SCR-latchup-resistant design prevents destructive latch-up events in high-energy particle environments. |
Use Scenario: Managing fuel injector timing windows in turbine engine electronic control units operating at 125°C ambient. IC Role / Device Role / Timing Role: Temperature-stable edge-triggered register holding calibrated pulse-width values for PWM generation. Use Value: Max 9.4-ns propagation delay variation across –55°C to 125°C ensures consistent injector timing resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74ACT109M | SOIC-16 package, commercial/military temp range (–55°C to 125°C), RoHS-compliant NiPdAu finish, no hermetic seal. | Suitable for industrial PCBs where moisture resistance and weight are less critical than cost and reflow compatibility. | Select when surface-mount assembly, JEDEC-standard reflow, and lower procurement cost outweigh hermeticity requirements. |
| SNJ54ACT109W | Same CDIP-F package but with different screening flow (QML Class B vs Class V), slightly relaxed AC specs at 125°C. | Approved for non-safety-critical subsystems where full Class V testing is not mandated by program spec. | Choose when system-level qualification permits reduced test depth and faster delivery is prioritized over maximum reliability margin. |
Compared with CD54ACT109F3A, CD74ACT109M offers easier assembly and RoHS compliance but lacks hermetic sealing and full MIL-PRF-38535 Class V screening; SNJ54ACT109W provides similar packaging and temperature rating but trades off some timing consistency at extreme temperatures for accelerated production availability.
Availability
CD54ACT109F3A is available at Aetrix Electronics and suitable for avionics, defense electronics, and high-temperature industrial control systems requiring stable component supply across extended product lifecycles.
Supply support for CD54ACT109F3A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability logic solutions, with decades of experience in aerospace and defense component development.
CD54ACT109F3A belongs to TI's military-grade ACT logic family, engineered specifically for applications demanding radiation tolerance, wide-temperature operation, and long-term supply assurance in mission-critical systems.
FAQ
What is the maximum clock frequency specification for CD54ACT109F3A at full military temperature range?
The CD54ACT109F3A supports a maximum clock frequency of 100 MHz over the full –55°C to 125°C operating range, verified per MIL-STD-883 test conditions. At the milder –40°C to 85°C range, this increases to 114 MHz. These values reflect guaranteed performance under worst-case voltage (4.5 V) and load (50 pF) conditions as specified in the SCHS327 datasheet.
Does CD54ACT109F3A require external pull-up or pull-down resistors on unused inputs?
Yes - all unused inputs of CD54ACT109F3A must be held at VCC or GND to prevent floating nodes that could cause excessive ICC current or metastability. This requirement is explicitly stated in Note 3 of the datasheet and applies to J, K, CLK, PRE, and CLR pins not actively driven in the application circuit.
Is CD54ACT109F3A pin-compatible with CD74ACT109E or CD74ACT109M?
Yes - CD54ACT109F3A shares identical pinout and logic function with CD74ACT109E (PDIP-16) and CD74ACT109M (SOIC-16), including matching terminal numbering and signal assignments. However, differences in package construction, thermal characteristics, and screening level mean mechanical interchangeability does not imply full functional equivalence in high-reliability contexts.
What does the "F3A" suffix indicate in CD54ACT109F3A?
The "F3A" suffix denotes the specific CDIP-F package variant per TI's packaging nomenclature: "F" identifies the ceramic dual in-line package type, "3" indicates lead finish (SnPb), and "A" signifies compliance with MIL-PRF-38535 Class V screening requirements. This suffix is used internally by TI for traceability and qualification tracking.
Can CD54ACT109F3A be used as a divide-by-two counter?
Yes - CD54ACT109F3A can implement a divide-by-two counter by connecting J=HIGH, K=LOW, and feeding Q̅ back to CLK of the same flip-flop. This configuration leverages its toggle mode, and the device's balanced propagation delays ensure minimal duty-cycle distortion in the resulting square wave output.
CD54ACT109F3A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- -
- Type:
- -
- Output Type:
- -
- Number of Elements:
- -
- Number of Bits per Element:
- -
- Clock Frequency:
- -
- Max Propagation Delay @ V, Max CL:
- -
- Trigger Type:
- -
- Current - Output High, Low:
- -
- Voltage - Supply:
- -
- Current - Quiescent (Iq):
- -
- Input Capacitance:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
CD54ACT109F3A FAQ
1.How can I place an order for CD54ACT109F3A through Aetrix?
Please submit a Request for Quotation (RFQ) for CD54ACT109F3A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD54ACT109F3A reliable?
The price and inventory of CD54ACT109F3A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD54ACT109F3A is usually 5 days.
3.What payment methods are accepted for CD54ACT109F3A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD54ACT109F3A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD54ACT109F3A?
CD54ACT109F3A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD54ACT109F3A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD54ACT109F3A?
For technical support, including CD54ACT109F3A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD54ACT109F3A requirements.
6.How does Aetrix verify that CD54ACT109F3A is sourced from the original manufacturer or authorized distributors?
All CD54ACT109F3A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD54ACT109F3A meets industry standards.
7.What is the process for return or replacement of CD54ACT109F3A?
All CD54ACT109F3A units undergo pre-shipment inspection (PSI). If there is an issue with CD54ACT109F3A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD54ACT109F3A part is unused and in its original packaging.
Return procedure for CD54ACT109F3A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD54ACT109F3A Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

