Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Flip Flops

Texas Instruments CD54HC374F3A

Name: CD54HC374F3A
Brand: Texas Instruments
SKU: CD54HC374F3A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD54HC374F3A

Manufacturer:: Texas Instruments

Category:: Flip Flops

Package:: 20-CDIP (0.300", 7.62mm)

Datasheet:: CD54HC374F3A.pdf

Description:: HIGH SPEED CMOS LOGIC OCTAL POSI

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,276

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD54HC374F3A from Texas Instruments is a high-speed CMOS octal D-type flip-flop with 3-state outputs, positive-edge clock triggering, and bus-driving capability (15 LSTTL loads). It operates from 2 V to 6 V, supports –55 °C to +125 °C, and delivers 15 ns typical propagation delay (V_CC = 5 V, C_L = 15 pF) in military-grade CDIP packaging. It is used in radiation-tolerant data latching and bus isolation in avionics timing control systems.

For engineers reviewing the CD54HC374F3A datasheet, CD54HC374F3A pinout, CD54HC374F3A application, or CD54HC374F3A equivalent, key selection criteria include its 20-pin CDIP package, –55 °C to +125 °C extended temperature range, 3-state output enable independence from register operation, and HC-series CMOS logic compatibility with 2–6 V supply.

Technical Context

The CD54HC374F3A implements eight edge-triggered D flip-flops synchronized on the LOW-to-HIGH clock transition, with separate 3-state output enable (OE) that places all Q outputs in high-impedance when asserted HIGH. Its buffered inputs and balanced propagation/transition times ensure clean signal integrity in synchronous bus architectures.

It belongs to the CD54HC family of military-grade CMOS logic, featuring high noise immunity (NIL/NIL = 30% of V_CC), low quiescent current (≤160 μA over full temperature range), and compatibility with both CMOS and LSTTL load conditions - enabling direct replacement of legacy TTL latches without redesign.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Family	HC-series CMOS: 2–6 V operation, high noise immunity, low power vs. LSTTL
Function	Octal D-type flip-flop with independent 3-state output enable (OE)
Propagation Delay	15 ns typical (V_CC = 5 V, C_L = 15 pF): enables ≤60 MHz clock operation in buffered bus systems
Operating Temperature	–55 °C to +125 °C: qualified for military/aerospace applications per MIL-PRF-38535
Output Drive	15 LSTTL loads: sufficient for driving long PCB traces or multiple downstream inputs without buffers
Input Compatibility	CMOS-level inputs (V_IL ≤ 0.5 V, V_IH ≥ 1.5 V at V_CC = 2 V); no LSTTL input threshold compliance
Package	CDIP (J), 20-pin, 26.92 mm × 6.92 mm: hermetically sealed ceramic dual in-line for high-reliability environments

Pinout & Package

CD54HC374F3A uses a 20-pin Ceramic Dual In-Line Package (CDIP, J package) with 0.3-inch body width and through-hole mounting. Pin spacing is 0.1 inch (2.54 mm), with standard DIP pin numbering (pin 1 at top-left corner, notch orientation confirmed).

Pin/Terminal	Circuit Role	Design Meaning
1 (CP)	Clock input	Positive-edge triggered; data latched on LOW-to-HIGH transition; requires clean, monotonic edge
2–9 (D0–D7)	Data inputs	Asynchronous parallel data inputs; buffered for noise rejection and fanout drive
10 (GND)	Ground reference	Primary return path for logic and output currents; must be low-inductance connection
11–18 (Q0–Q7)	3-state outputs	Register outputs enabled only when OE = LOW; high-Z state when OE = HIGH
19 (OE)	Output enable	Active-LOW control; independent of clock/register state; enables bus sharing
20 (V_CC)	Power supply	2–6 V DC; bypass capacitor (0.1 μF) required adjacent to pin for stable switching

Key Features

Feature	Design Value
3-State Output Enable (OE)	Independent active-LOW control allows dynamic bus contention avoidance without affecting internal register state
Bus Driving Capability	15 LSTTL loads per output: eliminates need for external bus transceivers in medium-complexity backplanes
Extended Temperature Range	–55 °C to +125 °C operation: meets MIL-PRF-38535 Class B requirements for space and defense platforms
Low Power Consumption	Quiescent current ≤160 μA over full temperature range: critical for battery-backed or thermally constrained avionics modules
High Noise Immunity	NIL/NIL = 30% of V_CC at 5 V: ensures reliable operation in electrically noisy aircraft power distribution environments

Applications

Avionics Data Acquisition	Military Radar Timing Control
Use Scenario: Capturing analog-to-digital converter (ADC) sample outputs in airborne sensor suites under extreme thermal cycling. IC Role / Device Role / Timing Role: Synchronizes and holds 8-bit parallel ADC results on each radar pulse trigger edge before transfer to FPGA processing. Use Value: Hermetic CDIP package and –55 °C to +125 °C rating ensure latch reliability across stratospheric flight profiles without derating.	Use Scenario: Isolating transmit/receive data paths in phased-array radar front-end modules during mode switching. IC Role / Device Role / Timing Role: Acts as bidirectional bus latch with OE-controlled 3-state outputs to prevent signal contention between RF processor and memory buffers. Use Value: 15 LSTTL load drive and fast 15 ns propagation delay support deterministic timing alignment within <100 ns radar pulse windows.
Satellite Onboard Computer I/O	Tactical Vehicle Mission Computers
Use Scenario: Interfacing radiation-hardened microcontrollers with legacy MIL-STD-1553B peripheral controllers via parallel status/data registers. IC Role / Device Role / Timing Role: Provides level-shifted, isolated latching of command/status bits between dissimilar voltage domains (3.3 V MCU ↔ 5 V bus interface). Use Value: 2–6 V supply flexibility and CMOS input thresholds allow direct integration without level-shifting circuitry.	Use Scenario: Managing discrete I/O expansion in armored vehicle electronic control units exposed to wide ambient temperature swings and EMI. IC Role / Device Role / Timing Role: Buffers and isolates digital sensor inputs (e.g., turret position, engine RPM) prior to microcontroller sampling. Use Value: High noise immunity (30% V_CC) and robust CDIP construction suppress ignition noise and alternator ripple in mobile platforms.

Avionics Data Acquisition

Military Radar Timing Control

Use Scenario: Capturing analog-to-digital converter (ADC) sample outputs in airborne sensor suites under extreme thermal cycling.

IC Role / Device Role / Timing Role: Synchronizes and holds 8-bit parallel ADC results on each radar pulse trigger edge before transfer to FPGA processing.

Use Value: Hermetic CDIP package and –55 °C to +125 °C rating ensure latch reliability across stratospheric flight profiles without derating.

Use Scenario: Isolating transmit/receive data paths in phased-array radar front-end modules during mode switching.

IC Role / Device Role / Timing Role: Acts as bidirectional bus latch with OE-controlled 3-state outputs to prevent signal contention between RF processor and memory buffers.

Use Value: 15 LSTTL load drive and fast 15 ns propagation delay support deterministic timing alignment within <100 ns radar pulse windows.

Satellite Onboard Computer I/O

Tactical Vehicle Mission Computers

Use Scenario: Interfacing radiation-hardened microcontrollers with legacy MIL-STD-1553B peripheral controllers via parallel status/data registers.

IC Role / Device Role / Timing Role: Provides level-shifted, isolated latching of command/status bits between dissimilar voltage domains (3.3 V MCU ↔ 5 V bus interface).

Use Value: 2–6 V supply flexibility and CMOS input thresholds allow direct integration without level-shifting circuitry.

Use Scenario: Managing discrete I/O expansion in armored vehicle electronic control units exposed to wide ambient temperature swings and EMI.

IC Role / Device Role / Timing Role: Buffers and isolates digital sensor inputs (e.g., turret position, engine RPM) prior to microcontroller sampling.

Use Value: High noise immunity (30% V_CC) and robust CDIP construction suppress ignition noise and alternator ripple in mobile platforms.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal D-type latch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
CD54HCT374F3A	TTL-compatible inputs (V_IL ≤ 0.8 V, V_IH ≥ 2.0 V); identical 3-state outputs and timing	Required when interfacing directly with legacy 5 V TTL logic families without level shifters	Select CD54HCT374F3A only if upstream drivers are standard TTL; otherwise CD54HC374F3A offers lower power and wider V_CC range
CD54HC574F3A	Identical function and specs but different pinout (Q/D ordering swapped); not pin-compatible	Used where board layout accommodates alternate pin mapping; same military qualification and performance	Choose CD54HC574F3A only if redesigning PCB footprint; CD54HC374F3A maintains legacy pinout compatibility with existing CDIP layouts

Compared with CD54HCT374F3A, CD54HC374F3A provides broader supply range (2–6 V vs. 4.5–5.5 V) and lower static power, while CD54HC574F3A offers functional equivalence with non-interchangeable pin assignment - requiring layout revision for substitution.

Availability

CD54HC374F3A is available at Aetrix Electronics and suitable for avionics data acquisition, military radar timing control, and satellite onboard computer I/O requiring stable component supply across extended temperature and radiation environments.

Supply support for CD54HC374F3A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with deep heritage in high-reliability logic and aerospace-grade components.

CD54HC374F3A belongs to TI's military-grade CD54HC logic family, designed specifically for demanding defense, space, and industrial applications where extended temperature operation, hermetic packaging, and long-term supply assurance are mandatory.

FAQ

What is the maximum clock frequency supported by CD54HC374F3A?

The CD54HC374F3A supports up to 60 MHz maximum clock frequency under recommended conditions (V_CC = 5 V, C_L = 15 pF, T_A = 25 °C), with derated performance down to 23 MHz at –55 °C to +125 °C extremes. This is specified in Section 5.5 of the TI SCHS183E datasheet and validated across the full military temperature range.

Is CD54HC374F3A pin-compatible with CD54HC574F3A?

No, CD54HC374F3A is not pin-compatible with CD54HC574F3A. Although functionally identical as octal D-type 3-state flip-flops, their pinouts differ - specifically, the arrangement of D and Q terminals is reversed. The CD54HC374F3A places D0–D7 on pins 2–9 and Q0–Q7 on pins 11–18, whereas CD54HC574F3A swaps this mapping.

Does CD54HC374F3A require external pull-up or pull-down resistors on unused inputs?

Yes, CD54HC374F3A requires all unused inputs (including CP, D0–D7, and OE) to be tied to a defined logic level - either V_CC or GND - per TI layout guidelines. Floating inputs can cause undefined output states, increased power consumption, or oscillation due to CMOS input sensitivity.

What is the thermal resistance (R_θJA) of the CD54HC374F3A CDIP package?

The junction-to-ambient thermal resistance (R_θJA) for the CD54HC374F3A in its 20-pin CDIP (J) package is not explicitly published in the SCHS183E datasheet. TI lists R_θJA values only for SOIC (DW), PDIP (N), and TSSOP (PW) packages. For CDIP, thermal design must rely on board-level convection modeling and derating per MIL-STD-883 test methods.

Can CD54HC374F3A operate reliably at 2.0 V supply voltage?

Yes, CD54HC374F3A is fully specified to operate at 2.0 V supply voltage per its Recommended Operating Conditions (Section 5.2). At V_CC = 2 V, it guarantees V_IL ≤ 0.5 V, V_IH ≥ 1.5 V, and f_MAX ≥ 4 MHz across –55 °C to +125 °C, making it suitable for low-voltage battery-powered military subsystems.

CD54HC374F3A Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 54HC

Package/Case:: 20-CDIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Active

Function:: Standard

Type:: D-Type

Output Type:: Tri-State, Non-Inverted

Number of Elements:: 1

Number of Bits per Element:: 8

Clock Frequency:: 60 MHz

Max Propagation Delay @ V, Max CL:: 28ns @ 6V, 50pF

Trigger Type:: Positive Edge

Current - Output High, Low:: 7.8mA, 7.8mA

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Iq):: 8 µA

Input Capacitance:: 10 pF

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 20-CDIP

CD54HC374F3A FAQ

1.How can I place an order for CD54HC374F3A through Aetrix?

Please submit a Request for Quotation (RFQ) for CD54HC374F3A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD54HC374F3A reliable?

The price and inventory of CD54HC374F3A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD54HC374F3A is usually 5 days.

3.What payment methods are accepted for CD54HC374F3A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD54HC374F3A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD54HC374F3A?

CD54HC374F3A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD54HC374F3A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD54HC374F3A?

For technical support, including CD54HC374F3A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD54HC374F3A requirements.

6.How does Aetrix verify that CD54HC374F3A is sourced from the original manufacturer or authorized distributors?

All CD54HC374F3A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD54HC374F3A meets industry standards.

7.What is the process for return or replacement of CD54HC374F3A?

All CD54HC374F3A units undergo pre-shipment inspection (PSI). If there is an issue with CD54HC374F3A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD54HC374F3A part is unused and in its original packaging.

Return procedure for CD54HC374F3A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…