Texas Instruments CD54HC4538F
- Part No.:
- CD54HC4538F
- Manufacturer:
- Texas Instruments
- Category:
- Multivibrators
- Package:
- 16-CDIP (0.300", 7.62mm)
- Datasheet:
-
CD54HC4538F.pdf
- Description:
- HIGH SPEED CMOS LOGIC DUAL RETRI
- Quantity:
- Payment:

- Shipping:

Inventory:1,667
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD54HC4538F from Texas Instruments is a dual retriggerable/resettable monostable multivibrator in the HC logic family, designed for precision timing applications requiring stable pulse generation across extreme temperatures. It delivers independent trigger/reset propagation delays (e.g., 50 ns at 4.5 V), Schmitt-trigger inputs on A/B pins, buffered Q/Q̅ outputs, and operates from 2 V to 6 V over –55 °C to +125 °C - used in aerospace power sequencing and military radar pulse shaping.
For engineers reviewing the CD54HC4538F datasheet, CD54HC4538F pinout, CD54HC4538F application, or CD54HC4538F equivalent, key selection criteria include its CERDIP-16 package, retrigger time independence from CX, wide output pulse width range (calculated as τ ≈ 0.7·RX·CX), and compatibility with external timing networks for deterministic delay control in high-reliability systems.
Technical Context
The CD54HC4538F implements two independent monostable circuits, each with separate A (leading-edge) and B (trailing-edge) trigger inputs, dedicated R reset terminals, and dual buffered Q/Q̅ outputs. Its internal architecture uses Schmitt-trigger input stages and CMOS-compatible output drivers, enabling noise-immune edge detection and fanout of 10 LSTTL loads.
Timing is externally controlled via RX and CX components per section, with propagation delays from A/B or R to Q/Q̅ fully independent of RX/CX values - ensuring consistent timing accuracy regardless of external component tolerances. Retrigger capability allows pulse extension on successive triggers, while non-retriggerable mode is enabled by feedback wiring (Q→B or Q→A).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | High-speed CMOS (HC), compatible with 2–6 V supply - enables direct interface with mixed-voltage systems without level shifters. |
| Operating Temperature | –55 °C to +125 °C - qualified for military and aerospace environments where thermal cycling and extended temperature stability are critical. |
| Propagation Delay | 50 ns max (A/B→Q, 4.5 V, CL = 50 pF) - supports precise sub-100 ns timing control in digital control loops and pulse-width modulation circuits. |
| Output Pulse Width | τ ≈ 0.7·RX·CX (RX ≥ 5 kΩ, CX ≥ 0 pF) - provides scalable timing from microseconds to seconds using standard passive components. |
| Input Hysteresis | Schmitt-trigger A/B inputs with ~30% VCC noise immunity - rejects noise-induced false triggering in electrically noisy platforms like avionics or motor drives. |
| Power Dissipation | CPD = 136 pF (5 V) - enables low dynamic power consumption during repetitive triggering, critical for battery-backed or thermally constrained modules. |
Pinout & Package
CD54HC4538F is housed in a 16-lead CERDIP (Ceramic Dual In-line Package) with hermetic sealing and SNPB lead finish, rated for military-grade reliability and long-term storage stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 15 | 1CX / 2CX | External timing capacitor connection for Monostable 1 and 2 - sets pulse width with corresponding RX pin; must be grounded if unused. |
| 2, 14 | 1RXCX / 2RXCX | Combined RX/CX node for Monostable 1 and 2 - connects to external resistor and capacitor; requires protection diode if CX ≥ 0.5 µF. |
| 3, 13 | 1R / 2R | Asynchronous reset input for each monostable - active-low, independent of timing network; resets output to low state immediately. |
| 4, 12 | 1A / 2A | Leading-edge trigger input (Schmitt-triggered) - initiates pulse on rising edge; tie to GND if unused. |
| 5, 11 | 1B / 2B | Trailing-edge trigger input (Schmitt-triggered) - initiates pulse on falling edge; tie to VCC if unused. |
| 6, 10 | 1Q / 2Q | True output of each monostable - buffered, CMOS-level, capable of driving 10 LSTTL loads; high during pulse duration. |
| 7 | GND | Ground reference for all circuitry - must be connected to system ground plane with low-inductance path to minimize noise coupling. |
| 8, 9 | 1Q̅ / 2Q̅ | Inverted output of each monostable - complementary to Q; enables differential signaling or logic inversion without external gates. |
| 16 | VCC | Positive supply rail - accepts 2–6 V DC; decoupling capacitor (0.1 µF ceramic) required within 1 cm of pin for stable operation. |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable/Resettable Operation | Enables pulse extension on new triggers or forced termination via dedicated R pins - essential for adaptive timing in fault-detection circuits. |
| Edge-Selective Triggering | A (rising) and B (falling) inputs allow precise synchronization to either signal transition - eliminates need for external inverters in bidirectional edge detection. |
| Timing Independence | Trigger/reset propagation delays unaffected by RX/CX values - guarantees predictable latency regardless of selected pulse width. |
| Wide Supply Range | 2 V to 6 V operation supports integration into legacy 5 V, modern low-voltage 3.3 V, and mixed-rail systems without voltage translation. |
| High Noise Immunity | NIL/NIH = 30% of VCC at 5 V - suppresses EMI-induced glitches in harsh electromagnetic environments such as radar transceivers or power converters. |
Applications
| Avionics Timing Control | Military Radar Pulse Shaping |
|---|---|
Use Scenario: Generating synchronized gate pulses for analog-to-digital conversion sampling in flight control computers. IC Role / Device Role / Timing Role: Dual monostable provides independent, jitter-free sample-enable and hold signals with matched propagation delays. Use Value: Ensures ±1% pulse width match between sections and <5 ns skew - critical for simultaneous multi-channel data acquisition integrity. | Use Scenario: Creating precisely timed transmit/receive windowing signals in pulsed Doppler radar front-ends. IC Role / Device Role / Timing Role: Generates programmable blanking intervals and receiver enable windows using external RX/CX networks. Use Value: Enables sub-microsecond pulse width resolution and retrigger capability to adapt to variable PRF without firmware intervention. |
| Spacecraft Power Sequencing | Industrial Safety Interlock Logic |
Use Scenario: Controlling staged turn-on of subsystems (e.g., RF amplifier → sensor array → telemetry) after cold-start. IC Role / Device Role / Timing Role: Provides cascaded, temperature-stable delay chains using Q→A/B feedback to enforce strict power-up order. Use Value: Guarantees reliable sequencing across –55 °C to +125 °C with no timing drift - eliminating risk of latch-up during orbital thermal cycling. | Use Scenario: Implementing hardware-enforced safety timeouts in emergency stop circuits for robotic arms. IC Role / Device Role / Timing Role: Monostable generates fixed-duration enable pulse only when both start and guard signals align correctly. Use Value: Delivers fail-safe behavior: missing reset or invalid trigger results in immediate Q low - preventing unintended motion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual monostable timing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC4538E | Same logic function and pinout, but in PDIP-16 package with NIPDAU finish and RoHS compliance - lacks military temperature rating (–55 °C to +125 °C). | Qualified for commercial/industrial use only; unsuitable for space or defense deployments requiring extended temperature validation. | Select CD74HC4538E only for cost-sensitive terrestrial applications where full military spec is unnecessary. |
| CD54HCT4538F3A | Identical CERDIP-16 package and temperature range, but HCT logic family - operates at 4.5–5.5 V only and offers direct LSTTL input compatibility (VIL ≤ 0.8 V, VIH ≥ 2 V). | Better suited for legacy TTL-driven systems; incompatible with 3.3 V or 2 V logic domains due to narrower supply range. | Choose CD54HCT4538F3A when interfacing directly with 5 V TTL sources without level-shifting circuitry. |
Compared with CD74HC4538E and CD54HCT4538F3A, the CD54HC4538F uniquely combines military-grade temperature operation, wide 2–6 V supply flexibility, and HC-family noise immunity - making it the sole option for high-reliability mixed-voltage timing in aerospace and defense platforms.
Availability
CD54HC4538F is available at Aetrix Electronics and suitable for avionics timing control, military radar pulse shaping, and spacecraft power sequencing requiring stable component supply under extended temperature stress and long-life deployment.
Supply support for CD54HC4538F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions with decades of heritage in high-reliability military and aerospace components.
The CD54HC4538F belongs to TI's military-grade HC logic family, engineered specifically for precision timing in mission-critical systems where deterministic pulse generation, thermal resilience, and long-term parametric stability are non-negotiable.
FAQ
What is the maximum allowable external timing capacitor value for CD54HC4538F?
The CD54HC4538F datasheet does not specify an absolute maximum CX value, but notes that leakage currents in CX, the device, and PCB layout affect timing accuracy. For reliable operation, CX should be selected so that current into pin 2 or 14 remains below 30 mA. Practical designs typically limit CX to ≤10 µF to maintain stability and avoid excessive retrigger time degradation above 100 pF.
Can CD54HC4538F operate reliably at 3.3 V supply voltage?
Yes, CD54HC4538F supports 2 V to 6 V operation per its HC-family specification. At 3.3 V, it delivers guaranteed propagation delays (e.g., 63 ns max A→Q), Schmitt-trigger input thresholds (~1.0 V and ~2.3 V), and full fanout capability - making it suitable for mixed-voltage systems interfacing with 3.3 V microcontrollers or FPGAs without level translation.
How is retrigger time defined for CD54HC4538F, and what factors influence it?
Retrigger time (trT) for CD54HC4538F is the minimum interval between successive trigger pulses that ensures full pulse width regeneration - specified as 175 ns typical at 5 V. It is independent of CX value and determined solely by internal logic propagation; external RX/CX affect only output pulse width, not retrigger timing. This enables robust operation in high-frequency pulse trains.
What is the recommended protection method for CD54HC4538F when using CX ≥ 0.5 µF?
When CX ≥ 0.5 µF, TI recommends adding a 1 A-rated protection diode (e.g., 1N5395) between pin 2/14 and ground to prevent reverse-current damage during rapid power-down events. Alternatively, a 51 Ω series current-limiting resistor may be used, though this reduces pulse width slightly and requires RX adjustment to compensate - verified in Figure 13 of the CD54HC4538F datasheet.
Does CD54HC4538F support non-retriggerable one-shot operation, and how is it configured?
Yes, CD54HC4538F supports non-retriggerable mode. To configure Monostable 1 for non-retriggerable operation with leading-edge trigger (A), connect Q1 output to B1 input. For trailing-edge trigger (B), connect Q1 to A1. This feedback forces the monostable to ignore subsequent triggers until the initial pulse completes - useful for fixed-interval timing in watchdog or timeout circuits.
CD54HC4538F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 54HC
- Package/Case:
- 16-CDIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- Yes
- Propagation Delay:
- 43 ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Voltage - Supply:
- 2 V ~ 6 V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-CDIP
CD54HC4538F FAQ
1.How can I place an order for CD54HC4538F through Aetrix?
Please submit a Request for Quotation (RFQ) for CD54HC4538F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD54HC4538F reliable?
The price and inventory of CD54HC4538F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD54HC4538F is usually 5 days.
3.What payment methods are accepted for CD54HC4538F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD54HC4538F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD54HC4538F?
CD54HC4538F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD54HC4538F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD54HC4538F?
For technical support, including CD54HC4538F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD54HC4538F requirements.
6.How does Aetrix verify that CD54HC4538F is sourced from the original manufacturer or authorized distributors?
All CD54HC4538F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD54HC4538F meets industry standards.
7.What is the process for return or replacement of CD54HC4538F?
All CD54HC4538F units undergo pre-shipment inspection (PSI). If there is an issue with CD54HC4538F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD54HC4538F part is unused and in its original packaging.
Return procedure for CD54HC4538F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD54HC4538F Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

