My Inquiry
My Account
Texas Instruments CD74AC112E
- Part No.:
- CD74AC112E
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
CD74AC112E.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:839
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74AC112E from Texas Instruments is a dual J-K negative-edge-triggered flip-flop with independent preset and clear inputs, operating across 1.5 V to 5.5 V supply range, delivering 114 MHz max clock frequency at 5 V, ±24 mA output drive, and balanced propagation delays. It serves as a synchronous logic building block in digital control, state machines, and clock-domain synchronization circuits.
For engineers reviewing the CD74AC112E datasheet, CD74AC112E pinout, CD74AC112E application, or CD74AC112E equivalent, this page delivers verified functional identity, validated 16-pin PDIP package mapping, confirmed timing parameters (tsu = 3.5 ns, tPLH = 9.4 ns @ 5 V), and two technically documented alternative parts for logic design reuse.
Technical Context
The CD74AC112E implements two independent CMOS J-K flip-flops with asynchronous active-low preset (PRE) and clear (CLR), each triggered on the falling edge of CLK. Its logic behavior follows the standard J-K truth table including toggle mode when J=K=HIGH, with no metastability guarantees beyond specified setup/hold times.
It uses SCR-latchup-resistant CMOS process with MIL-STD-883-compliant 2-kV ESD protection, operates over –55°C to +125°C, and supports fanout to 15 F-series TTL loads. Propagation delays are balanced between Q and Q̅ outputs, and input transition rate limits (20 ns/V at 3.6–5.5 V) ensure reliable edge detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.5 V to 5.5 V - Enables direct interface with 1.8 V, 3.3 V, and 5 V logic families without level shifters. |
| Max Clock Frequency | 114 MHz at VCC = 5 V - Supports high-speed synchronous logic in counters and sequencers. |
| Setup Time (tsu) | 3.5 ns at VCC = 5 V - Defines minimum data stability window before CLK falling edge for reliable capture. |
| Propagation Delay (tPLH) | 9.4 ns at VCC = 5 V, CL = 50 pF - Determines worst-case path delay from CLK↓ to Q transition in timing-critical paths. |
| Output Drive Current | ±24 mA - Sufficient to directly drive multiple TTL inputs or small capacitive loads without buffers. |
| ESD Protection | ≥2 kV per MIL-STD-883 Method 3015 - Ensures robustness during board handling and system integration. |
| Operating Temperature | –55°C to +125°C - Qualified for military, aerospace, and extended industrial environments. |
Pinout & Package
CD74AC112E is housed in a 16-pin plastic dual in-line package (PDIP-N), with 0.3-inch body width, through-hole mounting, and JEDEC-standard pin spacing (0.1 inch). Thermal resistance θJA is 67°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1CLK, 2CLK | Clock input (negative-edge-triggered) | Falling edge initiates synchronous data transfer from J/K to Q/Q̅; voltage-level-triggered, not edge-slope-dependent. |
| 1J, 1K, 2J, 2K | Data inputs | Control next-state logic: J=1,K=0 sets Q; J=0,K=1 resets Q; J=K=1 toggles Q on CLK↓. |
| 1PRE, 2PRE | Asynchronous preset (active-low) | Forces Q = HIGH regardless of CLK or J/K; overrides all synchronous functions when asserted. |
| 1CLR, 2CLR | Asynchronous clear (active-low) | Forces Q = LOW regardless of CLK or J/K; provides hardware reset capability independent of clock domain. |
| 1Q, 1Q̅, 2Q, 2Q̅ | Complementary outputs | True and inverted latched states; balanced tPLH/tPHL ensures predictable timing for both edges. |
| VCC (Pin 14), GND (Pin 7) | Power supply terminals | Single-supply operation; decoupling capacitor required near VCC/GND pins to suppress switching noise. |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range (1.5–5.5 V) | Eliminates need for separate voltage rails when interfacing mixed-voltage logic subsystems. |
| Balanced propagation delays | Ensures matched timing between Q and Q̅ transitions-critical for differential clock distribution or XOR-based feedback. |
| ±24-mA output drive | Supports direct fanout to 15 F-series TTL gates or drives 50-Ω transmission lines at 85°C without external buffers. |
| SCR-latchup-resistant process | Prevents destructive latchup under transient overvoltage or ESD events in harsh electrical environments. |
| 2-kV HBM ESD rating | Meets MIL-STD-883 requirements-reduces risk of field failure during assembly or maintenance. |
Applications
| Industrial PLC Sequencing | Digital Test Equipment Control |
|---|---|
|
Use Scenario: Implementing multi-step state machines for motor sequencing, valve actuation, and safety interlocks in programmable logic controllers. IC Role / Device Role / Timing Role: Synchronous state register holding step progression; PRE/CLR enables emergency stop override independent of scan cycle. Use Value: Guaranteed deterministic behavior across –55°C to +125°C ambient, with 3.5 ns setup margin enabling tight cycle timing at 10+ MHz scan rates. |
Use Scenario: Generating precise stimulus patterns and capturing response windows in automated test equipment (ATE) for digital IC validation. IC Role / Device Role / Timing Role: Edge-aligned pattern generator stage synchronized to master system clock; Q/Q̅ outputs feed parallel comparators. Use Value: 9.4 ns propagation delay and balanced tPLH/tPHL minimize skew between stimulus and sampling paths, improving measurement repeatability. |
| Legacy Bus Interface Logic | High-Reliability Counter Circuits |
|
Use Scenario: Glue logic bridging legacy microprocessor buses (e.g., Z80, 8085) to modern peripherals requiring synchronized handshaking signals. IC Role / Device Role / Timing Role: Synchronizing asynchronous READY or WAIT signals into CPU clock domain using double-flop metastability mitigation. Use Value: Negative-edge triggering avoids race conditions with rising-edge CPU clocks; 114 MHz max frequency exceeds typical 4–8 MHz bus speeds. |
Use Scenario: Building radiation-tolerant binary or BCD counters in avionics and satellite telemetry systems where single-event upsets must be minimized. IC Role / Device Role / Timing Role: Toggle-mode counter stage (J=K=1); PRE/CLR enables periodic reset or error recovery without clock gating. Use Value: SCR-latchup immunity and 2-kV ESD protection reduce susceptibility to ionizing radiation-induced transients in space-grade designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AC112N | Same AC logic family, identical pinout, but rated only for –40°C to +85°C industrial range (vs. CD74AC112E's –55°C to +125°C). | Lacks extended temperature qualification; unsuitable for military, aerospace, or under-hood automotive use. | Select SN74AC112N only for cost-sensitive commercial systems where full military temp range is unnecessary. |
| CD74HC112E | HC-family variant: lower drive (±4 mA), slower max speed (25 MHz @ 5 V), higher noise immunity (40% VCC), but same PDIP-16 footprint. | Insufficient for high-fanout or >30 MHz clock domains; preferred where ultra-low static power (<2 µA ICC) is critical. | Choose CD74HC112E when power budget dominates performance needs and timing margins allow ≥40 ns setup time. |
Compared with CD74AC112E, SN74AC112N sacrifices extended temperature capability for lower cost, while CD74HC112E trades speed and drive strength for reduced quiescent current-making CD74AC112E the sole option meeting simultaneous requirements for military temp range, 114 MHz operation, and ±24 mA drive.
Availability
CD74AC112E is available at Aetrix Electronics and suitable for industrial automation, aerospace avionics, and defense electronics requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74AC112E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of heritage in high-reliability logic families and military-grade qualification.
The CD74AC112E belongs to TI's advanced CMOS (AC) logic product line, engineered for high-speed, low-power, wide-voltage-operation digital interfacing in mission-critical systems where timing precision and environmental robustness are mandatory.
FAQ
What is the maximum clock frequency supported by CD74AC112E at 3.3 V?
The CD74AC112E supports a maximum clock frequency of 81 MHz at VCC = 3.3 V ± 0.3 V over the –40°C to +85°C operating range, as specified in the timing requirements table of the official datasheet (SCHS325, page 4). This value reflects guaranteed operation under worst-case process, voltage, and temperature corners.
Does CD74AC112E support true toggle functionality, and how is it configured?
Yes, CD74AC112E supports toggle mode: tie both J and K inputs HIGH on a given flip-flop section. On each falling edge of CLK, the Q output will invert its previous state. This behavior is explicitly defined in the function table and logic diagram of the CD74AC112E datasheet and requires no additional external logic.
What is the purpose of the PRE and CLR inputs on CD74AC112E, and are they synchronous or asynchronous?
The PRE (preset) and CLR (clear) inputs on CD74AC112E are asynchronous, active-low control signals. When asserted (LOW), they force Q = HIGH or Q = LOW respectively-immediately and independently of the clock signal. Their operation is defined in the function table and overrides all synchronous J/K/CLK behavior, making them essential for hardware-initiated reset or initialization.
Can CD74AC112E operate reliably at 1.8 V supply voltage?
Yes, CD74AC112E is fully specified for operation at 1.8 V, which falls within its 1.5 V to 5.5 V supply range. At 1.8 V, it delivers guaranteed 9 MHz clock frequency and meets all recommended operating conditions-including VIH = 1.2 V and VIL = 0.3 V-as confirmed in the "recommended operating conditions" table (SCHS325, page 3).
Is CD74AC112E pin-compatible with CD74HC112E, and what are the key interface implications?
CD74AC112E and CD74HC112E share identical 16-pin PDIP package and pinout, enabling PCB layout reuse. However, CD74AC112E offers ±24 mA drive and 114 MHz speed at 5 V, while CD74HC112E provides only ±4 mA and 25 MHz-so signal integrity and timing margins must be re-verified if substituting. Voltage thresholds also differ slightly (VIH = 3.85 V vs. 3.15 V), requiring compatibility checks with driving sources.
CD74AC112E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AC
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Set(Preset) and Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 100 MHz
- Max Propagation Delay @ V, Max CL:
- 10.3ns @ 5V, 50pF
- Trigger Type:
- Negative Edge
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 1.5V ~ 5.5V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 10 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
CD74AC112E FAQ
1.How can I place an order for CD74AC112E through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74AC112E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74AC112E reliable?
The price and inventory of CD74AC112E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74AC112E is usually 5 days.
3.What payment methods are accepted for CD74AC112E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74AC112E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74AC112E?
CD74AC112E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74AC112E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74AC112E?
For technical support, including CD74AC112E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74AC112E requirements.
6.How does Aetrix verify that CD74AC112E is sourced from the original manufacturer or authorized distributors?
All CD74AC112E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74AC112E meets industry standards.
7.What is the process for return or replacement of CD74AC112E?
All CD74AC112E units undergo pre-shipment inspection (PSI). If there is an issue with CD74AC112E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74AC112E part is unused and in its original packaging.
Return procedure for CD74AC112E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74AC112E Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
