Texas Instruments CD74AC32M
- Part No.:
- CD74AC32M
- Manufacturer:
- Texas Instruments
- Category:
- Gates and Inverters
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74AC32M.pdf
- Description:
- IC GATE OR 4CH 2-INP 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,738
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74AC32M from Texas Instruments is a quadruple 2-input positive-OR gate IC in SOIC-14 package, operating from 1.5 V to 5.5 V, delivering ±24 mA output drive at 5 V, with propagation delays as low as 2.4 ns (tPLH/tPHL, VCC = 5 V), and ESD protection exceeding 2 kV per MIL-STD-883. It performs Boolean Y = A + B logic in positive logic and is used in digital signal routing, bus arbitration, and discrete logic consolidation in industrial control systems.
For engineers reviewing the CD74AC32M datasheet, CD74AC32M pinout, CD74AC32M application, or CD74AC32M equivalent, key selection criteria include its 14-pin SOIC package, rail-to-rail input compatibility across 1.5–5.5 V, balanced propagation delays, SCR-latchup-resistant CMOS process, and guaranteed operation from –55°C to +125°C.
Technical Context
The CD74AC32M implements four independent OR gates in a single monolithic CMOS die using an SCR-latchup-resistant process. Each gate accepts two inputs and produces one output with fully buffered inputs, ensuring consistent noise immunity and stable switching behavior across voltage rails.
Its architecture supports mixed-voltage system interfacing via 30% supply noise margin and operates reliably under transient load conditions due to ±24 mA drive capability and low power dissipation capacitance (47 pF at 5 V), enabling direct fanout to 15 F-series logic devices without buffering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | Quadruple 2-input positive-OR (Y = A + B) |
| Supply Voltage Range | 1.5 V to 5.5 V - enables interoperability with 1.8 V, 3.3 V, and 5 V logic families |
| Propagation Delay | 2.4 ns min / 9.5 ns max (VCC = 5 V, CL = 50 pF) - supports high-speed combinational logic timing |
| Output Drive | ±24 mA (IOH/IOL at VCC = 4.5–5.5 V) - drives 15 F-series loads directly |
| ESD Protection | >2 kV HBM - meets MIL-STD-883 requirement for rugged industrial environments |
| Operating Temperature | –55°C to +125°C - qualified for extended-temperature military and automotive applications |
| Input Noise Immunity | 30% of VCC - ensures reliable operation in electrically noisy industrial settings |
Pinout & Package
CD74AC32M is housed in a 14-pin Small Outline Integrated Circuit (SOIC) package with 8.65 mm × 6 mm footprint and 1.75 mm maximum height, compatible with standard surface-mount assembly processes and IPC-7351 land patterns.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A, 1B, 2A, 2B, 3A, 3B, 4A, 4B | Input | Dedicated gate inputs - each pair feeds one OR function; all inputs are buffered and rail-tolerant |
| 1Y, 2Y, 3Y, 4Y | Output | Independent OR outputs - capable of sourcing/sinking ±24 mA with balanced tPLH/tPHL |
| VCC (Pin 14) | Power | Single-supply rail - must be bypassed with 0.1 µF capacitor placed adjacent to pin |
| GND (Pin 7) | Ground | Common reference - connects to PCB ground plane for noise suppression and thermal dissipation |
| NC (Pin 11) | No Connection | Unbonded terminal - must remain unconnected; no internal circuitry attached |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail supply operation | 1.5 V to 5.5 V - eliminates level-shifting needs in mixed-voltage digital subsystems |
| Balanced propagation delays | tPLH ≈ tPHL within 0.1 ns (VCC = 5 V) - minimizes skew in parallel data paths |
| SCR-latchup resistance | Qualified per JEDEC JESD78 - prevents destructive latchup during overvoltage transients |
| Buffered inputs | Reduces capacitive loading on upstream drivers and improves noise rejection |
| Low power dissipation capacitance | 47 pF - limits dynamic power consumption in high-frequency toggle applications |
Applications
| Industrial PLC I/O Expansion | Automotive Body Control Module |
|---|---|
Use Scenario: Consolidating multiple sensor interrupt signals into a single OR-ed wake-up line for microcontroller sleep-state management. IC Role / Device Role / Timing Role: Positive-OR combiner - aggregates active-high fault flags from door latch, hood, and trunk sensors. Use Value: Enables single-pin wake-up detection with deterministic 2.4–9.5 ns latency and no external pull-ups required. | Use Scenario: Implementing redundant enable logic for HVAC blower motor driver enable path. IC Role / Device Role / Timing Role: Safety-critical OR gate - combines ignition-on signal and climate controller output to activate motor driver. Use Value: Guarantees fail-safe activation under –40°C to +85°C ambient with >2 kV ESD robustness. |
| Test Equipment Signal Routing | Avionics Power Sequencing |
Use Scenario: Selecting between primary and backup clock sources in automated test instrumentation. IC Role / Device Role / Timing Role: Digital selector logic - ORs clock-ready signals to assert system clock valid flag. Use Value: Delivers sub-10 ns response with rail-compatible inputs, eliminating need for discrete diode-OR networks. | Use Scenario: Enabling power rails only after all upstream regulators confirm stable output. IC Role / Device Role / Timing Role: Power-good combiner - ORs individual PG signals from three DC/DC converters. Use Value: Supports –55°C to +125°C operation and withstands avionics-level ESD events without derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar OR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AC32DR | Same logic function, SOIC-14 package, identical 1.5–5.5 V range and ±24 mA drive, but rated for –40°C to +85°C only | Limited to commercial/industrial temperature range - unsuitable for extended-temp military or under-hood automotive use | Select when cost sensitivity outweighs extended temperature requirements |
| CD74HC32M | Same pinout and function, but HC family: lower drive (±5.2 mA), slower speed (17 ns max @ 5 V), higher noise immunity margin (40% VCC) | Lower power and better noise rejection, but insufficient drive for F-family fanout or fast timing-critical paths | Select for ultra-low-power battery-operated systems where speed < 10 MHz suffices |
Compared with SN74AC32DR and CD74HC32M, CD74AC32M uniquely delivers military-grade temperature range (–55°C to +125°C) alongside bipolar-F-class speed and full 15-F fanout capability - making it the only choice for high-reliability, high-speed OR logic in harsh environments.
Availability
CD74AC32M is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, test equipment signal routing, and avionics power sequencing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74AC32M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog and embedded processing solutions with over 90 years of innovation in high-reliability logic, power management, and signal chain technologies.
The CD74AC32M belongs to TI's AC-series advanced CMOS logic family, designed specifically for applications demanding high speed, low power, and robust operation across extreme temperatures and noisy electrical environments.
FAQ
What is the maximum operating temperature range for CD74AC32M?
The CD74AC32M is specified for operation from –55°C to +125°C, meeting extended-temperature requirements for military, aerospace, and under-hood automotive applications. This rating is confirmed in Section 4.3 of the official TI datasheet SCHS343A and applies to the SOIC (D) package variant including CD74AC32M and CD74AC32M96G4.A. The device maintains full functionality and parameter compliance across this entire range.
Does CD74AC32M support 1.8 V logic interface?
Yes, CD74AC32M supports 1.8 V logic interface. Its recommended operating supply range is 1.5 V to 5.5 V (Section 4.3), and input thresholds scale proportionally: VIH = 0.7 × VCC and VIL = 0.3 × VCC. At VCC = 1.8 V, VIH = 1.26 V and VIL = 0.54 V - fully compatible with standard 1.8 V CMOS outputs. The device also provides 30% noise margin, ensuring reliable operation in noisy 1.8 V systems.
Is CD74AC32M pin-compatible with CD74HC32M?
Yes, CD74AC32M is pin-compatible with CD74HC32M. Both devices use the same SOIC-14 (D) package with identical pin configuration (Table 3-1), including shared assignments for all inputs (1A–4B), outputs (1Y–4Y), VCC (Pin 14), GND (Pin 7), and NC (Pin 11). However, they differ in speed, drive strength, and temperature range - CD74AC32M offers faster propagation (2.4 ns vs. 17 ns), higher drive (±24 mA vs. ±5.2 mA), and extended temperature rating (–55°C to +125°C vs. –55°C to +125°C for HC, though HC datasheet specifies –40°C to +85°C for most variants).
What is the recommended bypass capacitor value for CD74AC32M?
Texas Instruments recommends a 0.1 µF ceramic bypass capacitor placed as close as possible to the VCC pin (Pin 14) of CD74AC32M, with short, low-inductance traces to GND (Pin 7). This value is specified in Section 7.1 of the datasheet for single-supply logic devices. For multi-VCC systems or high-noise environments, paralleling a 1 µF capacitor is acceptable to suppress lower-frequency ripple while maintaining high-frequency decoupling.
Can unused inputs on CD74AC32M be left floating?
No, unused inputs on CD74AC32M must not be left floating. As stated in Section 7.2.1 and Figure 7-1 of the datasheet, all unused inputs must be tied to either VCC or GND to prevent undefined operational states, increased power consumption, and potential oscillation. The choice between VCC or GND depends on the desired logic state for that gate - tying to VCC forces output high (since OR with high = high), while tying to GND leaves output dependent only on the other input.
CD74AC32M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74AC
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- OR Gate
- Number of Circuits:
- 4
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1.5V ~ 5.5V
- Current - Quiescent (Max):
- 4 µA
- Current - Output High, Low:
- 24mA, 24mA
- Input Logic Level - Low:
- 0.3V ~ 1.65V
- Input Logic Level - High:
- 1.2V ~ 3.85V
- Max Propagation Delay @ V, Max CL:
- 9.5ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
CD74AC32M FAQ
1.How can I place an order for CD74AC32M through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74AC32M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74AC32M reliable?
The price and inventory of CD74AC32M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74AC32M is usually 5 days.
3.What payment methods are accepted for CD74AC32M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74AC32M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74AC32M?
CD74AC32M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74AC32M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74AC32M?
For technical support, including CD74AC32M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74AC32M requirements.
6.How does Aetrix verify that CD74AC32M is sourced from the original manufacturer or authorized distributors?
All CD74AC32M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74AC32M meets industry standards.
7.What is the process for return or replacement of CD74AC32M?
All CD74AC32M units undergo pre-shipment inspection (PSI). If there is an issue with CD74AC32M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74AC32M part is unused and in its original packaging.
Return procedure for CD74AC32M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74AC32M Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

