Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments CD74AC623M96

Name: CD74AC623M96
Brand: Texas Instruments
SKU: CD74AC623M96
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD74AC623M96

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 20-SOIC (0.295", 7.50mm Width)

Datasheet:: CD74AC623M96.pdf

Description:: IC TXRX NON-INVERT 5.5V 20SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,913

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD74AC623M96 from Texas Instruments is an octal bus transceiver with 3-state outputs, designed for bidirectional data transmission in TTL/CMOS mixed-signal systems. It features ±24mA output drive, 5.5V absolute maximum supply rating, and operates across −55°C to +125°C. Used in industrial control backplanes and legacy instrumentation interfaces requiring level translation between AC and ACT logic families.

For engineers reviewing the CD74AC623M96 datasheet, CD74AC623M96 pinout, CD74AC623M96 application, or CD74AC623M96 equivalent, key selection criteria include its 20-pin SOIC-DW package, dual-supply compatibility (2V–6V), symmetric propagation delay (t_PLH/t_PHL ≤ 9.5ns at V_CC = 5V), and guaranteed 3-state isolation leakage (I_OZ ≤ ±10µA).

Technical Context

The CD74AC623M96 implements dual 8-bit non-inverting bus transceivers with separate transmit/receive direction control (DIR) and output-enable (OE) inputs per channel group. Its CMOS AC-series architecture delivers rail-to-rail swing, low static current (I_CC ≤ 8µA at V_CC = 5V), and noise immunity via hysteresis on control inputs.

It supports hot-insertion capability due to I_OFF protection (≤ 1µA at V_CC = 0V), and maintains defined logic states during power-up/down sequences via partial-power-down mode. Input thresholds are compatible with both TTL (V_IL ≤ 0.8V, V_IH ≥ 2.0V) and CMOS (V_IL ≤ 30% V_CC, V_IH ≥ 70% V_CC) logic families.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.0V to 6.0V - Enables interoperability with 3.3V and 5V systems without level shifters.
Propagation Delay (max)	9.5ns at V_CC = 5V - Supports 80+ MHz bus clocking in synchronous backplane designs.
Output Drive Strength	±24mA - Sustains signal integrity driving 50pF loads over 15cm traces in industrial PCBs.
3-State Leakage Current	±10µA - Ensures reliable bus arbitration with <1mV offset on shared data lines.
Operating Temperature	−55°C to +125°C - Qualified for extended industrial/military environments without derating.
Input Hysteresis	≈0.5V - Rejects >100mV of ground bounce or EMI-induced noise on DIR/OE control lines.

Pinout & Package

CD74AC623M96 is housed in a 20-lead SOIC package (DW drawing), 7.5mm wide, 12.8mm long, 2.65mm max height, with 1.27mm pitch and RoHS-compliant NiPdAu lead finish. Moisture sensitivity level is Level-1 (unlimited floor life at ≤30°C/60% RH).

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4, 5, 6, 7, 8	A-side data inputs/outputs	Bidirectional I/O port A - connects to microcontroller or FPGA data bus; direction controlled by DIR.
9	GND	Signal reference plane - must be connected to system ground with low-inductance path.
10, 11, 12, 13, 14, 15, 16, 17	B-side data inputs/outputs	Bidirectional I/O port B - interfaces with peripheral or memory subsystem; isolated when OE high.
18	V_CC	Positive supply - bypass with 0.1µF ceramic capacitor placed within 5mm of pin.
19	DIR	Direction control - high enables A→B transfer; low enables B→A transfer.
20	OE	Output enable - low activates transceiver; high places both ports in high-impedance state.

Key Features

Feature	Design Value
Hot-insertion support	I_OFF ≤ 1µA ensures no bus contention during live board replacement in modular systems.
Partial-power-down mode	Maintains defined logic states on all pins when V_CC = 0V, preventing floating-bus faults.
TTL-compatible inputs	V_IL ≤ 0.8V / V_IH ≥ 2.0V allows direct connection to legacy 5V TTL outputs without pull-ups.
Low dynamic power	Typical I_CC = 2.5mA at 5V/10MHz - reduces thermal load in dense backplane layouts.

Applications

Industrial Backplane Interface	Legacy Instrumentation Bus
Use Scenario: Interfacing a modern 3.3V FPGA to legacy 5V sensor modules over a 20cm parallel bus. IC Role / Device Role / Timing Role: Bidirectional voltage-level translating transceiver enabling synchronous data exchange between mismatched logic families. Use Value: Eliminates need for discrete level-shifter ICs while maintaining <10ns timing margin at 25MHz bus rate.	Use Scenario: Replacing failed 74LS623 in calibrated test equipment requiring long-term component availability. IC Role / Device Role / Timing Role: Pin-compatible functional upgrade delivering lower power and wider temperature operation than original TTL part. Use Value: Extends field service life by supporting −55°C cold-start and +125°C enclosure operation without redesign.
Modular PLC I/O Carrier	Avionics Data Concentrator
Use Scenario: Hot-pluggable I/O module exchanging status and command data with main controller via shared 16-bit bus. IC Role / Device Role / Timing Role: Isolation gate with I_OFF protection preventing backfeeding during insertion/removal sequences. Use Value: Meets IEC 61000-4-2 Level 4 ESD survivability (±15kV air, ±8kV contact) without external protection diodes.	Use Scenario: Consolidating analog sensor readings from multiple line-replaceable units into a central flight computer. IC Role / Device Role / Timing Role: Radiation-tolerant data multiplexer operating in extended temperature range with deterministic 3-state recovery. Use Value: Qualified to −55°C/+125°C with <500ns worst-case disable-to-isolation delay for fault containment.

Industrial Backplane Interface

Legacy Instrumentation Bus

Use Scenario: Interfacing a modern 3.3V FPGA to legacy 5V sensor modules over a 20cm parallel bus.

IC Role / Device Role / Timing Role: Bidirectional voltage-level translating transceiver enabling synchronous data exchange between mismatched logic families.

Use Value: Eliminates need for discrete level-shifter ICs while maintaining <10ns timing margin at 25MHz bus rate.

Use Scenario: Replacing failed 74LS623 in calibrated test equipment requiring long-term component availability.

IC Role / Device Role / Timing Role: Pin-compatible functional upgrade delivering lower power and wider temperature operation than original TTL part.

Use Value: Extends field service life by supporting −55°C cold-start and +125°C enclosure operation without redesign.

Modular PLC I/O Carrier

Avionics Data Concentrator

Use Scenario: Hot-pluggable I/O module exchanging status and command data with main controller via shared 16-bit bus.

IC Role / Device Role / Timing Role: Isolation gate with I_OFF protection preventing backfeeding during insertion/removal sequences.

Use Value: Meets IEC 61000-4-2 Level 4 ESD survivability (±15kV air, ±8kV contact) without external protection diodes.

Use Scenario: Consolidating analog sensor readings from multiple line-replaceable units into a central flight computer.

IC Role / Device Role / Timing Role: Radiation-tolerant data multiplexer operating in extended temperature range with deterministic 3-state recovery.

Use Value: Qualified to −55°C/+125°C with <500ns worst-case disable-to-isolation delay for fault containment.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal bus transceiver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT623DWR	ACT logic family - faster t_P (7.5ns), higher I_OH/I_OL (±24mA same), but tighter V_CC tolerance (4.5V–5.5V only).	Requires stable 5V supply; unsuitable for 3.3V-only or wide-range industrial rails.	Select when speed >80MHz is required and supply regulation is tight.
CD74HC623M96	HC logic family - slower t_P (23ns), lower drive (±7.8mA), wider V_CC (2V–6V), but no I_OFF protection.	Lacks hot-swap capability; requires external series resistors for bus arbitration in modular systems.	Select for cost-sensitive, non-hot-plug applications where 23ns delay is acceptable.

Compared with SN74ACT623DWR and CD74HC623M96, the CD74AC623M96 uniquely balances 9.5ns speed, full 2V–6V operation, and I_OFF protection - making it optimal for mixed-voltage industrial backplanes requiring field-serviceability and long-term obsolescence resilience.

Availability

CD74AC623M96 is available at Aetrix Electronics and suitable for industrial automation backplanes, avionics data concentrators, and legacy instrumentation upgrades requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for CD74AC623M96 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and digital signal technologies, with over 90 years of innovation in industrial and aerospace-grade components.

The CD74AC623M96 belongs to TI's legacy logic portfolio, engineered for long-lifecycle industrial and defense applications where reliability, temperature resilience, and backward compatibility outweigh cutting-edge speed.

FAQ

What is the maximum clock frequency supported by CD74AC623M96 in a synchronous bus configuration?

The CD74AC623M96 does not contain internal clock circuitry and is not a clocked device; it is a combinatorial bus transceiver. Its usable data rate depends on external timing. With 9.5ns max propagation delay and typical setup/hold margins, it reliably supports 25MHz synchronous bus operation (40ns period) in standard PCB layouts. For higher rates, trace length, loading, and driver strength must be validated per application. The CD74AC623M96 datasheet specifies timing under defined capacitive load and supply conditions.

Does CD74AC623M96 support hot-swap operation without external protection circuitry?

Yes, CD74AC623M96 supports hot-swap operation due to its specified I_OFF leakage current of ≤1µA when V_CC = 0V. This prevents bus contention during live insertion/removal in modular systems. However, transient voltage suppression on data lines remains recommended for robustness against connector arcing. The CD74AC623M96's partial-power-down behavior ensures all pins remain in known states during power transitions.

Can CD74AC623M96 interface directly between 3.3V and 5V logic domains?

Yes, CD74AC623M96 can interface directly between 3.3V and 5V logic domains because its input thresholds are TTL-compatible (V_IL ≤ 0.8V, V_IH ≥ 2.0V) and its output swing reaches rail-to-rail (V_OH ≥ V_CC − 0.1V). When powered at 3.3V, it accepts 5V-tolerant inputs; when powered at 5V, it drives 3.3V-receiving inputs safely. The CD74AC623M96's 2V–6V supply range enables this dual-domain use without external level shifters.

What is the pin 1 orientation marking method for CD74AC623M96 in tape-and-reel packaging?

CD74AC623M96 in SOIC-DW tape-and-reel packaging uses quadrant Q1 for pin 1 orientation, as confirmed by TI's Package Materials Information document. The carrier tape places pin 1 in the upper-left cavity corner when viewed with sprocket holes on the left and feed direction toward the user. This matches JEDEC MS-013 standard for SOIC devices and ensures correct automated placement. The CD74AC623M96 reel label and top-marking "AC623M" also align with this orientation convention.

Is CD74AC623M96 compliant with RoHS and REACH regulations?

Yes, CD74AC623M96 is RoHS-compliant (lead-free, NiPdAu lead finish) and meets REACH SVHC requirements, as documented in TI's Packaging Information and Material Declaration reports dated July 2026. The part carries "Yes" in the RoHS column of TI's official packaging addendum, and its manufacturing process excludes all substances restricted under EU Directive 2011/65/EU. Traceability documentation for CD74AC623M96 is available upon request for compliance validation.

CD74AC623M96 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74AC

Package/Case:: 20-SOIC (0.295", 7.50mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Transceiver, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 8

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 1.5V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-SOIC

CD74AC623M96 FAQ

1.How can I place an order for CD74AC623M96 through Aetrix?

Please submit a Request for Quotation (RFQ) for CD74AC623M96 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD74AC623M96 reliable?

The price and inventory of CD74AC623M96 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74AC623M96 is usually 5 days.

3.What payment methods are accepted for CD74AC623M96?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74AC623M96 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD74AC623M96?

CD74AC623M96 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD74AC623M96 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD74AC623M96?

For technical support, including CD74AC623M96 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74AC623M96 requirements.

6.How does Aetrix verify that CD74AC623M96 is sourced from the original manufacturer or authorized distributors?

All CD74AC623M96 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74AC623M96 meets industry standards.

7.What is the process for return or replacement of CD74AC623M96?

All CD74AC623M96 units undergo pre-shipment inspection (PSI). If there is an issue with CD74AC623M96, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD74AC623M96 part is unused and in its original packaging.

Return procedure for CD74AC623M96:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…