Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Texas Instruments CD74AC652M

Name: CD74AC652M
Brand: Texas Instruments
SKU: CD74AC652M
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD74AC652M

Manufacturer:: Texas Instruments

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 24-SOIC (0.295", 7.50mm Width)

Datasheet:: CD74AC652M.pdf

Description:: IC TXRX NON-INVERT 5.5V 24SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,682

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD74AC652M from Texas Instruments is a 8-bit octal bus transceiver with 3-state outputs and non-inverting data flow, designed for bidirectional data transmission in TTL-compatible digital systems. It operates from 1.5V to 5.5V, supports ±24mA output drive, features 7.5ns typical propagation delay at 5V, and is rated for -55°C to +125°C operation in industrial and military environments.

For engineers reviewing the CD74AC652M datasheet, CD74AC652M pinout, CD74AC652M application, or CD74AC652M equivalent, key selection criteria include its dual-function control (OE and DIR), high noise immunity (ΔV_OH/ΔV_OL ≥ 0.45V), rail-to-rail input compatibility, and SOIC-24 package suitability for legacy board upgrades and high-reliability backplane interfaces.

Technical Context

The CD74AC652M implements complementary CMOS logic with Schmitt-trigger inputs on control lines (OE, DIR) to suppress noise-induced switching. Its internal architecture separates direction control (DIR) from output enable (OE), allowing independent management of data flow direction and bus contention avoidance.

It uses AC-series logic thresholds (V_IH = 3.15V min at V_CC = 4.5V; V_IL = 1.35V max), ensuring robust interfacing with both 3.3V and 5V TTL/CMOS families without level-shifting. Propagation delays are symmetric for A→B and B→A paths, with t_PLH/t_PHL ≤ 12ns over full temperature range.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.5V to 5.5V - Enables interoperability across 1.8V, 2.5V, 3.3V, and 5V logic domains without external translators
t_PD (max)	12ns at V_CC = 5V - Supports >40MHz bus clocking in synchronous data transfer applications
I_OH/I_OL	±24mA - Drives standard TTL loads (10x 74LS inputs) or short PCB traces without buffering
Input Hysteresis	0.45V typical - Rejects up to 450mV of ground bounce or supply noise on DIR/OE control lines
Operating Temp	-55°C to +125°C - Qualified for extended-temperature military, aerospace, and downhole instrumentation use
IOFF Protection	Active - Prevents current backflow when powered down, enabling live insertion in hot-swap backplanes

Pinout & Package

CD74AC652M is housed in a 24-pin SOIC (DW) package with 300-mil body width, gull-wing leads, and JEDEC MS-013 compliant outline. Pin 1 is located at the top-left corner with notch orientation marking.

Pin/Terminal	Circuit Role	Design Meaning
1 (DIR)	Direction Control Input	High = A→B data flow; Low = B→A; Schmitt-triggered for noise immunity
2–9 (A1–A8)	Port A Data I/O	Bidirectional data terminals connected to local subsystem (e.g., microcontroller bus)
10 (GND)	Ground Reference	Primary power return path; must be low-inductance connection to minimize switching noise
11–18 (B1–B8)	Port B Data I/O	Bidirectional data terminals connected to remote subsystem (e.g., peripheral module)
19 (OE)	Output Enable Input	Low = outputs active; High = all outputs in high-impedance state; Schmitt-triggered
20 (V_CC)	Power Supply	Single-supply rail supporting 1.5–5.5V; requires local 0.1µF ceramic decoupling
21–24 (NC)	No Connect	Internally unconnected; must remain floating or tied to GND per TI layout guidelines

Key Features

Feature	Design Value
Bus-hold circuitry	Eliminates need for external pull-up/down resistors on unused data lines, reducing BOM count and board space
IOFF partial-power-down mode	Blocks current flow between ports when V_CC = 0V, enabling safe hot-plug operation in modular systems
Over-voltage tolerant inputs	Accepts 5.5V signals regardless of V_CC level - allows mixed-voltage system integration without clamping diodes
Matched A/B propagation delays	Ensures symmetrical timing margins in full-duplex communication links, simplifying timing closure
ESD protection	≥2kV HBM - Meets MIL-STD-883 Class 3001 requirements for ruggedized embedded deployment

Applications

Industrial Backplane Interface	Military Data Bus Isolation
Use Scenario: Bidirectional data routing between CPU module and I/O expansion cards in DIN-rail mounted PLC chassis. IC Role / Device Role / Timing Role: Octal bus transceiver managing address/data multiplexing with DIR-controlled flow direction and OE-gated contention prevention. Use Value: ±24mA drive sustains signal integrity across 15cm backplane traces; -55°C to +125°C rating ensures reliability in uncooled enclosures.	Use Scenario: Secure data exchange between mission-critical avionics processors and sensor interface units in airborne platforms. IC Role / Device Role / Timing Role: Level-translating, noise-immune bus buffer isolating 3.3V flight computer from 5V legacy sensor buses. Use Value: Schmitt-triggered DIR/OE inputs reject EMI-induced glitches; IOFF prevents fault propagation during partial power loss.
Downhole Oilfield Instrumentation	Ruggedized Test Equipment
Use Scenario: Real-time telemetry interface between downhole MWD (Measurement While Drilling) sensors and surface control units. IC Role / Device Role / Timing Role: High-temp bidirectional data repeater handling serial command/response traffic over long twisted-pair cables. Use Value: 125°C operation enables placement near drill-string electronics; matched A/B delays ensure deterministic round-trip latency.	Use Scenario: Modular signal conditioning unit in automated test equipment requiring hot-swappable channel cards. IC Role / Device Role / Timing Role: Hot-plug-safe bus isolator enabling live insertion of analog/digital I/O modules without system reset. Use Value: IOFF protection eliminates bus contention during card insertion; NC pins simplify layout for mechanical keying.

Industrial Backplane Interface

Military Data Bus Isolation

Use Scenario: Bidirectional data routing between CPU module and I/O expansion cards in DIN-rail mounted PLC chassis.

IC Role / Device Role / Timing Role: Octal bus transceiver managing address/data multiplexing with DIR-controlled flow direction and OE-gated contention prevention.

Use Value: ±24mA drive sustains signal integrity across 15cm backplane traces; -55°C to +125°C rating ensures reliability in uncooled enclosures.

Use Scenario: Secure data exchange between mission-critical avionics processors and sensor interface units in airborne platforms.

IC Role / Device Role / Timing Role: Level-translating, noise-immune bus buffer isolating 3.3V flight computer from 5V legacy sensor buses.

Use Value: Schmitt-triggered DIR/OE inputs reject EMI-induced glitches; IOFF prevents fault propagation during partial power loss.

Downhole Oilfield Instrumentation

Ruggedized Test Equipment

Use Scenario: Real-time telemetry interface between downhole MWD (Measurement While Drilling) sensors and surface control units.

IC Role / Device Role / Timing Role: High-temp bidirectional data repeater handling serial command/response traffic over long twisted-pair cables.

Use Value: 125°C operation enables placement near drill-string electronics; matched A/B delays ensure deterministic round-trip latency.

Use Scenario: Modular signal conditioning unit in automated test equipment requiring hot-swappable channel cards.

IC Role / Device Role / Timing Role: Hot-plug-safe bus isolator enabling live insertion of analog/digital I/O modules without system reset.

Use Value: IOFF protection eliminates bus contention during card insertion; NC pins simplify layout for mechanical keying.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal bus transceiver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT652N	TTL-compatible ACT series; higher V_CC minimum (4.5V), faster t_PD (6.5ns), but narrower temp range (-40°C to +85°C)	Suitable only for commercial-grade 5V-only systems; not qualified for extended temperature or mixed-voltage use	Select when speed >100MHz and ambient stays within 0°C–70°C; avoid for military or oilfield use
74LVC652PW	3.3V-only operation (1.65–3.6V); lower drive (±24mA still supported); smaller TSSOP-24 package; no extended temp option	Targeted at space-constrained consumer/portable designs; lacks -55°C capability and IOFF protection	Choose for cost-sensitive, single-supply 3.3V portable systems where hot-swap safety is not required

Compared with SN74ACT652N and 74LVC652PW, CD74AC652M uniquely combines wide V_CC range, extended temperature qualification, IOFF protection, and Schmitt-triggered controls - making it the only option for mixed-voltage, high-reliability, hot-plug-capable industrial backplanes.

Availability

CD74AC652M is available at Aetrix Electronics and suitable for industrial backplane interfaces, military data bus isolation, and downhole oilfield instrumentation requiring stable component supply across extended temperature ranges and long product lifecycles.

Supply support for CD74AC652M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.

The CD74AC652M belongs to TI's legacy AC logic family, engineered specifically for high-noise, wide-temperature, and mixed-voltage digital interconnect applications where reliability and interoperability outweigh raw speed.

FAQ

What is the maximum operating voltage for CD74AC652M?

The CD74AC652M supports a V_CC range of 1.5V to 5.5V. This wide supply range allows the CD74AC652M to interface directly with 1.8V, 2.5V, 3.3V, and 5V logic families without level shifters. Operation above 5.5V risks permanent damage, and below 1.5V may cause undefined output states or increased propagation delay.

Does CD74AC652M support hot-swap operation?

Yes, CD74AC652M supports hot-swap via its IOFF (power-off protection) feature. When V_CC = 0V, the CD74AC652M automatically disables current flow between Port A and Port B, preventing back-driving or latch-up during live insertion. This behavior is verified per TI's AC logic family characterization and applies across the full -55°C to +125°C range.

Is CD74AC652M pin-compatible with CD74ACT652M?

No, CD74AC652M and CD74ACT652M are not pin-compatible. Although both use SOIC-24 (DW) packages and share identical pin numbering, their electrical characteristics differ significantly: CD74ACT652M requires minimum 4.5V V_CC, has TTL input thresholds, and lacks IOFF protection. Interchanging them may cause functional failure or damage in mixed-voltage systems.

What is the purpose of the NC pins on CD74AC652M?

Pins 21–24 on CD74AC652M are No Connect (NC) terminals - internally unconnected and electrically isolated. TI recommends leaving them floating or tying them to GND per layout guidelines in the SCHS294 datasheet. These pins serve mechanical alignment and package strength roles; routing signals to them will result in undefined behavior and potential reliability risk.

Can CD74AC652M drive standard TTL loads?

Yes, CD74AC652M can directly drive standard TTL loads. With ±24mA output drive capability and V_OH ≥ 4.95V / V_OL ≤ 0.05V at V_CC = 5V, the CD74AC652M meets or exceeds the DC specifications for driving up to 10x 74LS inputs. Its AC performance (12ns max t_PD) also supports TTL-compatible timing budgets in 20–40MHz bus applications.

CD74AC652M Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74AC

Package/Case:: 24-SOIC (0.295", 7.50mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: Transceiver, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 8

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 24mA, 24mA

Voltage - Supply:: 1.5V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-SOIC

CD74AC652M FAQ

1.How can I place an order for CD74AC652M through Aetrix?

Please submit a Request for Quotation (RFQ) for CD74AC652M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD74AC652M reliable?

The price and inventory of CD74AC652M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74AC652M is usually 5 days.

3.What payment methods are accepted for CD74AC652M?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74AC652M transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD74AC652M?

CD74AC652M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD74AC652M order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD74AC652M?

For technical support, including CD74AC652M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74AC652M requirements.

6.How does Aetrix verify that CD74AC652M is sourced from the original manufacturer or authorized distributors?

All CD74AC652M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74AC652M meets industry standards.

7.What is the process for return or replacement of CD74AC652M?

All CD74AC652M units undergo pre-shipment inspection (PSI). If there is an issue with CD74AC652M, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD74AC652M part is unused and in its original packaging.

Return procedure for CD74AC652M:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…