Texas Instruments CD74ACT109ME4
- Part No.:
- CD74ACT109ME4
- Manufacturer:
- Texas Instruments
- Category:
- Flip Flops
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74ACT109ME4.pdf
- Description:
- IC FF JK TYPE DUAL 1BIT 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,278
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74ACT109ME4 from Texas Instruments is a dual J-K positive-edge-triggered flip-flop with independent clear (CLR) and preset (PRE) inputs, operating at 4.5–5.5 V supply, delivering ±24-mA output drive, 114-MHz max clock frequency, and balanced propagation delays (2.6–9.4 ns). It performs toggle or D-type functions in digital control logic, clock-domain synchronization, and state-machine sequencing.
For engineers reviewing the CD74ACT109ME4 datasheet, CD74ACT109ME4 pinout, CD74ACT109ME4 application, or CD74ACT109ME4 equivalent, key selection criteria include TTL-compatible input thresholds (VIH = 2 V, VIL = 0.8 V), SCR-latchup-resistant CMOS process, 2-kV ESD protection per MIL-STD-883, and SOIC-16 package thermal impedance of 73°C/W.
Technical Context
The CD74ACT109ME4 implements two independent edge-triggered storage elements with asynchronous active-low CLR and PRE, enabling immediate state override regardless of clock or data inputs. Its logic diagram confirms complementary Q/Q outputs, internal transmission gates for J/K path control, and voltage-level–based clock triggering-not dependent on rise time.
It uses an ACT (Advanced CMOS TTL-compatible) process delivering bipolar-speed performance (114 MHz) with CMOS power efficiency (ICC ≤ 80 µA at 25°C, 40 µA over full temp range). Input unit loads are differentiated: CLK and J = 1.0, K = 0.53, PRE/CLR = 0.58-enabling precise fanout calculation to 15 F-series devices.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - ensures compatibility with standard 5-V TTL and mixed-voltage logic systems. |
| Max Clock Frequency | 114 MHz at –40°C to +85°C - supports high-speed synchronous logic in industrial controllers and test equipment. |
| Output Drive | ±24 mA - drives 15 F-series loads directly without buffers, reducing component count in dense logic designs. |
| Propagation Delay | 2.6 ns (min) to 9.4 ns (max) - enables precise timing margin analysis in critical setup/hold paths. |
| ESD Protection | ≥2 kV per MIL-STD-883 Method 3015 - enhances robustness in handling and board assembly environments. |
| Input Compatibility | TTL-voltage level (VIH = 2 V, VIL = 0.8 V) - allows direct interfacing with legacy 74LS/74F logic without level shifters. |
| Operating Temp Range | –55°C to +125°C - qualified for extended-temperature applications including aerospace and under-hood automotive. |
Pinout & Package
CD74ACT109ME4 is housed in a 16-pin SOIC (Small Outline Integrated Circuit) package, designated as "M" by Texas Instruments, with 1.27-mm pitch, JEDEC MS-012AC compliant footprint, and moisture sensitivity level (MSL) Level-1 (unlimited floor life at <30°C/60% RH).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8 | 1CLR, 1J, 1K, 1CLK, 1PRE, 1Q, 1Q̅, GND | First flip-flop control, data, clock, set/reset, outputs, and ground reference - enables independent initialization and toggling. |
| 9, 10, 11, 12, 13, 14, 15, 16 | VCC, 2CLR, 2J, 2K, 2CLK, 2PRE, 2Q, 2Q̅ | Power rail, second flip-flop control/data/clock/outputs - supports dual-channel state retention without external gating. |
Key Features
| Feature | Design Value |
|---|---|
| Positive-edge clock trigger | Triggering occurs at defined voltage threshold (not edge rate), ensuring reliable sampling across varying slew rates. |
| Asynchronous preset/clear | Active-low PRE/CLR override outputs immediately-even during clock inhibition-critical for system reset and fault recovery. |
| TTL-compatible inputs | Accepts standard 74LS logic levels directly, eliminating interface components in mixed-technology designs. |
| SCR-latchup resistance | Process and layout hardening prevents destructive latchup under transient overvoltage or ESD stress. |
| Low quiescent current | ICC ≤ 40 µA over full temperature range reduces standby power in battery-backed or low-power control modules. |
Applications
| Industrial PLC Sequencing | Digital Test Equipment Control |
|---|---|
|
Use Scenario: Latching sensor status and controlling actuator enable signals in programmable logic controller I/O modules. IC Role / Device Role / Timing Role: Dual J-K flip-flop providing synchronized, edge-triggered state capture and asynchronous reset for deterministic scan-cycle behavior. Use Value: Enables precise cycle-aligned sampling of field inputs and glitch-free output updates using shared clock and independent PRE/CLR lines. |
Use Scenario: Generating patterned stimulus waveforms and capturing response timing in automated test equipment (ATE) channel drivers. IC Role / Device Role / Timing Role: Configurable toggle/D-type storage element for waveform generation counters and response sampling registers. Use Value: Supports 114-MHz operation and ±24-mA drive to directly drive 50-Ω transmission lines without external buffers. |
| Avionics Data Synchronization | Legacy System Logic Upgrade |
|
Use Scenario: Aligning asynchronous avionics bus signals (e.g., ARINC 429 receive strobes) to local clock domains in flight management units. IC Role / Device Role / Timing Role: Dual-edge-triggered register for metastability mitigation and domain crossing with guaranteed setup/hold margins. Use Value: Balanced tPLH/tPHL (≤9.4 ns) and 2.5-ns recovery time after PRE/CLR deassertion ensure safe multi-clock-domain handshaking. |
Use Scenario: Replacing obsolete 74LS109 or 74F109 in legacy military and industrial control boards requiring drop-in reliability upgrades. IC Role / Device Role / Timing Role: Pin-compatible logic upgrade offering higher speed, lower power, and enhanced ESD/latchup immunity. Use Value: Maintains identical SOIC-16 footprint and function while improving max frequency (+14 MHz) and reducing ICC by >99% vs. 74LS109. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual J-K flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ACT109N | Same ACT family, PDIP-16 package; identical electrical specs but higher θJA (67°C/W) and commercial temp range (–40°C to +85°C). | Suitable for lab prototypes and non-extended-temp PCBs where through-hole mounting is preferred. | Select SN74ACT109N when board assembly uses wave soldering or requires manual prototyping flexibility. |
| CD74HC109M | HC-family variant: lower drive (±5.2 mA), slower max frequency (28 MHz), wider VCC range (2–6 V), no TTL input compatibility. | Better for ultra-low-power, wide-supply, or cost-sensitive consumer-grade designs-not for high-speed or legacy-TTL interfacing. | Choose CD74HC109M only if supply voltage varies below 4.5 V or power budget restricts ICC to <10 µA. |
Compared with SN74ACT109N and CD74HC109M, the CD74ACT109ME4 uniquely combines extended temperature support (–55°C to +125°C), SOIC packaging, full TTL compatibility, and 114-MHz capability-making it the sole option for ruggedized, high-speed, surface-mount J-K logic in aerospace and industrial control.
Availability
CD74ACT109ME4 is available at Aetrix Electronics and suitable for industrial automation, avionics subsystems, and digital test instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74ACT109ME4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic solutions for industrial, automotive, and aerospace markets.
The CD74ACT109ME4 belongs to TI's Advanced CMOS (ACT) logic family, engineered to deliver bipolar-speed performance with CMOS power efficiency and robustness for mission-critical digital control applications.
FAQ
What is the maximum clock frequency supported by the CD74ACT109ME4?
The CD74ACT109ME4 supports a maximum clock frequency of 114 MHz over the –40°C to +85°C operating range and 100 MHz over the full –55°C to +125°C range. These values are measured under specified conditions: VCC = 5 V ± 0.5 V, CL = 50 pF, and 50% duty cycle. The CD74ACT109ME4 achieves this speed while maintaining balanced propagation delays and TTL-compatible input thresholds.
Does the CD74ACT109ME4 support true dual independent operation of its two J-K flip-flops?
Yes, the CD74ACT109ME4 provides two fully independent J-K flip-flops, each with dedicated J, K, CLK, PRE, CLR, Q, and Q̅ terminals. There is no shared internal logic between them-each responds solely to its own control and data inputs. This independence allows simultaneous use in separate timing domains or state machines on the same die, confirmed by the functional table and logic diagram in the official TI datasheet SCHS327.
Can the CD74ACT109ME4 be used as a D-type flip-flop, and how is that configured?
Yes, the CD74ACT109ME4 can operate as a D-type flip-flop by connecting the J and K inputs together-either externally tied to the same signal or internally via PCB trace. When J = K, the flip-flop toggles only when J = K = 1; otherwise, it holds or resets/set based on the common input value. This configuration is explicitly validated in the device description and function table, making the CD74ACT109ME4 versatile for both J-K and D-type roles without external logic.
What is the meaning of the "ME4" suffix in CD74ACT109ME4?
The "ME4" suffix identifies the specific packaging and marking variant of the CD74ACT109: "M" denotes the SOIC-16 package, "E" indicates tape-and-reel packaging (as opposed to tube), and "4" is a TI internal revision or assembly code. Per TI's packaging addendum, CD74ACT109M96 is the orderable part number for this variant, with "ME4" appearing as a top-side marking variant on certain production lots-both refer to the same SOIC-16, MSL Level-1, –55°C to +125°C qualified device.
Is the CD74ACT109ME4 compatible with 3.3-V logic systems?
No, the CD74ACT109ME4 is not designed for 3.3-V operation. Its recommended supply voltage is strictly 4.5 V to 5.5 V, and its TTL-compatible inputs require VIH ≥ 2 V and VIL ≤ 0.8 V-parameters optimized for 5-V signaling. Driving it from 3.3-V sources risks marginal high-level recognition, and powering it at 3.3 V violates absolute maximum ratings and results in undefined functionality. For 3.3-V systems, consider TI's SN74LVC109 or similar LVCMOS logic.
CD74ACT109ME4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ACT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Set(Preset) and Reset
- Type:
- JK Type
- Output Type:
- Complementary
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 100 MHz
- Max Propagation Delay @ V, Max CL:
- 10.3ns @ 5V, 50pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Quiescent (Iq):
- 4 µA
- Input Capacitance:
- 10 pF
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74ACT109ME4 FAQ
1.How can I place an order for CD74ACT109ME4 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74ACT109ME4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74ACT109ME4 reliable?
The price and inventory of CD74ACT109ME4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74ACT109ME4 is usually 5 days.
3.What payment methods are accepted for CD74ACT109ME4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74ACT109ME4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74ACT109ME4?
CD74ACT109ME4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74ACT109ME4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74ACT109ME4?
For technical support, including CD74ACT109ME4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74ACT109ME4 requirements.
6.How does Aetrix verify that CD74ACT109ME4 is sourced from the original manufacturer or authorized distributors?
All CD74ACT109ME4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74ACT109ME4 meets industry standards.
7.What is the process for return or replacement of CD74ACT109ME4?
All CD74ACT109ME4 units undergo pre-shipment inspection (PSI). If there is an issue with CD74ACT109ME4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74ACT109ME4 part is unused and in its original packaging.
Return procedure for CD74ACT109ME4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74ACT109ME4 Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
