Texas Instruments CD74ACT138BQBR
- Part No.:
- CD74ACT138BQBR
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
CD74ACT138BQBR.pdf
- Description:
- 3-Line to 8-Line Inverting Decod
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74ACT138BQBR from Texas Instruments is a high-speed 3-line-to-8-line decoder/demultiplexer in a 16-pin WQFN package, operating at 4.5–5.5 V with ±24 mA output drive, 3.1 ns typical propagation delay (tPLH/tPHL), and TTL-compatible inputs-designed for memory decoding and data routing in industrial control and embedded systems.
For engineers reviewing the CD74ACT138BQBR datasheet, CD74ACT138BQBR pinout, CD74ACT138BQBR application, or CD74ACT138BQBR equivalent, key selection criteria include its triple enable architecture (G1, G2A, G2B), balanced propagation delays, SCR-latchup-resistant CMOS process, 2 kV HBM ESD rating, and compatibility with high-speed memory subsystems requiring low-latency address decoding.
Technical Context
The CD74ACT138BQBR implements positive-logic 3-to-8 decoding with three independent enable inputs: one active-high (G1) and two active-low (G2A, G2B), enabling flexible cascading without external inverters. Its function table defines eight mutually exclusive active-low outputs (Y0–Y7), where only one output goes low per valid input combination when all enables are asserted.
It operates across –55°C to +125°C using a radiation-hardened, SCR-latchup-resistant CMOS process, supports TTL-level input thresholds (VIL = 0.8 V, VVIH = 2.0 V), and delivers rail-to-rail output swing with guaranteed VOL ≤ 0.44 V at IOL = 24 mA and VOH ≥ 3.8 V at IOH = –24 mA under recommended conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - ensures compatibility with standard 5-V logic rails and tolerance to supply ripple. |
| Propagation Delay | 3.1 ns max (–40°C to +85°C) - enables sub-10-ns system-level address decode timing in high-speed memory interfaces. |
| Output Drive | ±24 mA - supports fanout to 15 F-series devices or direct driving of 50-Ω transmission lines. |
| Input Compatibility | TTL-voltage compatible - accepts standard 0.8 V/2.0 V logic thresholds without level-shifting circuitry. |
| ESD Rating | ±2000 V HBM - meets MIL-STD-883 Class 3A requirements for robust handling in manufacturing and field environments. |
| Operating Temp | –55°C to +125°C - qualified for extended-temperature industrial and automotive under-hood applications. |
| Power Dissipation | 110 pF typical Cpd - enables accurate dynamic power estimation in clocked logic networks. |
Pinout & Package
CD74ACT138BQBR uses a 16-pin WQFN (BQB) package measuring 3.5 mm × 2.5 mm with 0.5 mm pitch and an exposed thermal pad. The package requires soldering the thermal pad to PCB ground for optimal thermal performance and mechanical reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A, B, C | Binary address inputs | Select one of eight outputs via 3-bit unsigned integer (CBA = 000 → Y0, CBA = 111 → Y7). |
| G1 | Active-high enable | Primary enable; device enabled only when G1 = HIGH and both G2A/G2B = LOW. |
| G2A, G2B | Active-low strobes | Secondary enables; used for hierarchical decoding or demultiplexing data paths without external inverters. |
| Y0–Y7 | Active-low decoded outputs | Only one output is LOW per valid input/enable state; all others remain HIGH (open-drain behavior not supported). |
| VCC | Positive supply | Must be bypassed with 0.1 µF ceramic capacitor placed adjacent to pin for stable high-speed switching. |
| GND | Ground reference | Return path for all logic and output currents; connects to thermal pad for heat dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| Triple enable architecture | Enables seamless 24-line or 32-line decoding with zero or one external inverter-reducing gate count and board area. |
| Balanced tPLH/tPHL | Ensures symmetrical rise/fall timing across all outputs, critical for glitch-free address selection in synchronous memory systems. |
| SCR-latchup resistance | Guarantees immunity to latchup events under transient overvoltage or ESD stress, supporting reliable operation in noisy industrial environments. |
| TTL-input compatibility | Eliminates need for external level shifters when interfacing with legacy 5-V TTL microcontrollers or FPGAs. |
| Low quiescent current | ICC ≤ 80 µA max at 5.5 V - minimizes standby power in battery-backed or energy-sensitive embedded controllers. |
Applications
| Memory Address Decoding | Industrial PLC I/O Expansion |
|---|---|
Use Scenario: Selecting one of eight memory banks in a 64 KB SRAM subsystem with 16-bit address bus. IC Role / Device Role / Timing Role: High-speed address decoder that asserts chip-select signals with <11 ns worst-case delay, minimizing memory access overhead. Use Value: Enables full utilization of fast SRAM access time by eliminating decode-induced latency bottlenecks. | Use Scenario: Routing control signals from a central controller to eight isolated relay driver modules in a modular automation rack. IC Role / Device Role / Timing Role: Demultiplexer converting serial command bits into parallel module-enable strobes synchronized to system clock. Use Value: Reduces wiring complexity and eliminates discrete logic gates while maintaining deterministic signal timing across modules. |
| Automotive Body Control Unit | Test Equipment Signal Routing |
Use Scenario: Enabling individual CAN transceiver channels or sensor interface ICs based on diagnostic mode selection in a multi-node body controller. IC Role / Device Role / Timing Role: Enable-gated decoder selecting active communication peripherals during boot-up or fault recovery sequences. Use Value: Supports fail-safe peripheral activation with verified timing margins across –40°C to +125°C ambient range. | Use Scenario: Configuring signal paths between DUT ports and measurement instruments in automated test fixtures with 8-channel parallel probing. IC Role / Device Role / Timing Role: Low-skew demultiplexer routing trigger or clock signals to selected DUT pins under microcontroller control. Use Value: Ensures sub-nanosecond inter-channel skew for synchronized multi-point measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-to-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ACT138PWR | Same logic function and electrical specs; TSSOP-16 package (5.0 × 6.4 mm), higher RθJA (126.2°C/W) vs. BQB (83.9°C/W). | Suitable for prototyping or space-tolerant layouts where thermal pad attachment is impractical. | Prefer CD74ACT138BQBR for thermally constrained or high-reliability industrial designs; SN74ACT138PWR for breadboard-friendly evaluation. |
| 74LCX138MTCX | Lower VCC range (2.0–3.6 V); 3.3-V optimized; 5.5 ns max tPD; no TTL input compatibility. | Targeted for low-voltage portable or mixed-signal systems-not drop-in compatible with 5-V TTL sources. | Select only when migrating to 3.3-V logic domains; requires level translation if interfacing with legacy 5-V controllers. |
Compared with SN74ACT138PWR and 74LCX138MTCX, the CD74ACT138BQBR uniquely combines 5-V TTL compatibility, extended temperature range (–55°C to +125°C), superior thermal performance via exposed pad, and proven latchup immunity-making it the preferred choice for ruggedized memory and control subsystems.
Availability
CD74ACT138BQBR is available at Aetrix Electronics and suitable for industrial control systems, automotive body electronics, test equipment signal routing, and high-reliability memory subsystems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74ACT138BQBR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of heritage in high-reliability logic families and industrial-grade qualification.
The CD74ACT138BQBR belongs to TI's advanced CMOS logic portfolio designed specifically for high-speed memory decoding and data-routing applications demanding minimal propagation delay, robust noise immunity, and extended temperature operation.
FAQ
What is the maximum operating temperature for CD74ACT138BQBR?
The CD74ACT138BQBR is fully specified and qualified for continuous operation from –55°C to +125°C. This extended temperature range is validated per TI's industrial qualification standards and supports deployment in under-hood automotive, industrial motor drives, and outdoor infrastructure equipment where ambient temperatures exceed commercial limits. The WQFN package's thermal pad enhances heat transfer to the PCB, sustaining performance at upper-range junction temperatures.
Does CD74ACT138BQBR support TTL-level inputs directly?
Yes, CD74ACT138BQBR features TTL-voltage compatible inputs, meaning it accepts standard TTL logic thresholds: VIL ≤ 0.8 V (guaranteed LOW) and VVIH ≥ 2.0 V (guaranteed HIGH) across its full operating temperature range. No external level-shifting circuitry is required when interfacing with legacy 5-V TTL microcontrollers, FPGAs, or discrete logic families-reducing bill-of-materials cost and layout complexity.
How many enable inputs does CD74ACT138BQBR have, and what are their polarities?
The CD74ACT138BQBR has three enable inputs: G1 (active-high), G2A (active-low), and G2B (active-low). All three must be simultaneously asserted-G1 = HIGH, G2A = LOW, G2B = LOW-for the decoder to operate. This configuration allows hierarchical expansion (e.g., building 24- or 32-line decoders) without external inverters, simplifying system-level logic design and improving timing predictability.
What is the output drive capability of CD74ACT138BQBR?
The CD74ACT138BQBR provides ±24 mA output drive per pin, enabling direct interfacing with multiple F-series logic loads (fanout to 15 F devices) or 50-Ω transmission lines. At IOL = 24 mA, VOL remains ≤ 0.44 V (–40°C to +85°C); at IOH = –24 mA, VOH stays ≥ 3.8 V. This robust drive strength ensures signal integrity in noisy industrial environments and supports longer trace routing without buffering.
Is CD74ACT138BQBR latchup-resistant, and what standard does it meet?
Yes, CD74ACT138BQBR employs a SCR-latchup-resistant CMOS process and circuit design, tested and qualified to exceed 2 kV ESD protection per MIL-STD-883, Method 3015 (Human Body Model). This makes it highly resilient against latchup events caused by voltage transients, ESD discharge, or supply rail disturbances-critical for use in factory automation, power electronics controls, and other electrically harsh settings where reliability is non-negotiable.
CD74ACT138BQBR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ACT
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 24mA, 24mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WQFN (2.5x3.5)
CD74ACT138BQBR FAQ
1.How can I place an order for CD74ACT138BQBR through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74ACT138BQBR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74ACT138BQBR reliable?
The price and inventory of CD74ACT138BQBR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74ACT138BQBR is usually 5 days.
3.What payment methods are accepted for CD74ACT138BQBR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74ACT138BQBR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74ACT138BQBR?
CD74ACT138BQBR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74ACT138BQBR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74ACT138BQBR?
For technical support, including CD74ACT138BQBR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74ACT138BQBR requirements.
6.How does Aetrix verify that CD74ACT138BQBR is sourced from the original manufacturer or authorized distributors?
All CD74ACT138BQBR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74ACT138BQBR meets industry standards.
7.What is the process for return or replacement of CD74ACT138BQBR?
All CD74ACT138BQBR units undergo pre-shipment inspection (PSI). If there is an issue with CD74ACT138BQBR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74ACT138BQBR part is unused and in its original packaging.
Return procedure for CD74ACT138BQBR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74ACT138BQBR Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
