Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Signal Switches, Multiplexers, Decoders

Texas Instruments CD74ACT139E

Name: CD74ACT139E
Brand: Texas Instruments
SKU: CD74ACT139E
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: CD74ACT139E

Manufacturer:: Texas Instruments

Category:: Signal Switches, Multiplexers, Decoders

Package:: 16-DIP (0.300", 7.62mm)

Datasheet:: CD74ACT139E.pdf

Description:: IC DECODER/DEMUX 1X2:4 16DIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,443

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

CD74ACT139E from Texas Instruments is a dual 2-line-to-4-line decoder/demultiplexer in PDIP-16 package, operating at 4.5 V–5.5 V supply, with ±24 mA output drive, 3.94 V minimum VOH at –24 mA, and 10.5 ns max propagation delay (–40°C to 85°C). It serves in high-speed memory decoding and data routing where low system delay and TTL-compatible input thresholds are critical.

For engineers reviewing the CD74ACT139E datasheet, CD74ACT139E pinout, CD74ACT139E application, or CD74ACT139E equivalent, key selection factors include its dual-decoder architecture with independent active-low enables, balanced tPLH/tPHL timing, SCR-latchup-resistant CMOS process, and MIL-STD-883-compliant 2-kV ESD protection.

Technical Context

The CD74ACT139E integrates two independent 2-to-4 decoders, each with fully buffered inputs, an active-low enable (G), and two select inputs (A, B). Each decoder drives four active-low outputs (Y0–Y3) with identical logic behavior per function table.

It uses ACT-series CMOS technology delivering bipolar-equivalent speed (comparable to F/AS/S families) with significantly lower power consumption, balanced propagation delays (tPLH ≈ tPHL), and TTL-compatible input thresholds (VIH = 2 V, VIL = 0.8 V) at 5 V operation.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	4.5 V to 5.5 V - Ensures compatibility with standard 5-V TTL and CMOS systems without level-shifting.
Propagation Delay (max)	10.5 ns - Enables use in sub-100-MHz address decoding paths with negligible system delay contribution.
Output Drive	±24 mA - Supports fanout to 15 F-type loads or direct driving of small-signal logic and LEDs.
Input Thresholds	VIH = 2 V, VIL = 0.8 V - Guarantees robust noise immunity and interoperability with TTL and mixed-voltage interfaces.
ESD Protection	≥2 kV per MIL-STD-883 Method 3015 - Provides field-reliable handling without additional external protection.
Quiescent ICC	8 µA typical at 5.5 V - Enables low-power standby in battery-backed or energy-sensitive subsystems.
Operating Temp	–55°C to 125°C - Qualified for extended industrial and military-grade environments without derating.

Pinout & Package

CD74ACT139E is housed in a 16-pin plastic dual in-line package (PDIP-N), with 0.3-inch body width and standard through-hole mounting. Pin 1 is located at the top-left corner when viewed from the top with notch or dot orientation.

Pin/Terminal	Circuit Role	Design Meaning
1G, 2G	Active-low enable input	Disables all outputs (Y0–Y3) when high; used as data line in demux mode.
1A, 1B / 2A, 2B	Binary select inputs	Two-bit address selects one of four active-low outputs per decoder.
1Y0–1Y3 / 2Y0–2Y3	Active-low decoded outputs	Each decoder asserts exactly one output low per valid input combination.
16 (VCC)	Positive supply	5-V nominal supply rail; decoupling capacitor required near pin for stable switching.
8 (GND)	Ground reference	Common return path for all inputs, outputs, and internal logic; must be low-impedance.

Key Features

Feature	Design Value
Dual independent decoders	Enables simultaneous decoding of two separate 2-bit addresses without inter-stage delay or shared control overhead.
Fully buffered inputs	Each input presents only one normalized load (1 unit load for A/B, 0.67 for G), minimizing loading on upstream drivers.
Balanced noise immunity	30% of VCC threshold margin ensures reliable operation under fast-edge crosstalk or ground bounce up to 1.5 V.
SCR-latchup resistant process	Prevents destructive latch-up under transient overvoltage or hot-insertion conditions common in backplane systems.
Low power + high speed	Combines ACT-series speed (vs. bipolar) with CMOS quiescent current - 8 µA vs. >10 mA for equivalent LS-TTL parts.

Applications

Memory Address Decoding	Peripheral Select Logic
Use Scenario: Selecting one of four SRAM or ROM chips in a microcontroller-based embedded system with 16-bit address bus. IC Role / Device Role / Timing Role: Dual decoder maps upper address bits (A14,A15) to chip-select lines, enabling concurrent access to two memory banks. Use Value: Propagation delay ≤10.5 ns ensures no added wait states; ±24 mA drive directly activates CS inputs without pull-up resistors.	Use Scenario: Routing UART, SPI, or GPIO peripherals in a modular industrial controller with shared address/data bus. IC Role / Device Role / Timing Role: Acts as peripheral selector: one decoder handles I/O expansion, the other manages serial interface enable. Use Value: Independent enables allow dynamic reconfiguration; TTL-compatible inputs interface directly with MCU GPIO without level shifters.
Data Demultiplexing	Logic State Expansion
Use Scenario: Distributing a single control signal (e.g., reset or interrupt) to four distinct subsystems based on mode register bits. IC Role / Device Role / Timing Role: Uses active-low G input as data line while A/B select destination; outputs assert low to trigger individual resets. Use Value: Eliminates need for discrete gates or CPLD logic; built-in demux function reduces BOM count and layout area.	Use Scenario: Expanding limited MCU GPIO count to drive eight discrete indicators or relay drivers via addressable enable scheme. IC Role / Device Role / Timing Role: Two decoders generate eight unique active-low strobes synchronized to address latches. Use Value: Enables deterministic, glitch-free output activation; balanced delays prevent race conditions across strobe edges.

Memory Address Decoding

Peripheral Select Logic

Use Scenario: Selecting one of four SRAM or ROM chips in a microcontroller-based embedded system with 16-bit address bus.

IC Role / Device Role / Timing Role: Dual decoder maps upper address bits (A14,A15) to chip-select lines, enabling concurrent access to two memory banks.

Use Value: Propagation delay ≤10.5 ns ensures no added wait states; ±24 mA drive directly activates CS inputs without pull-up resistors.

Use Scenario: Routing UART, SPI, or GPIO peripherals in a modular industrial controller with shared address/data bus.

IC Role / Device Role / Timing Role: Acts as peripheral selector: one decoder handles I/O expansion, the other manages serial interface enable.

Use Value: Independent enables allow dynamic reconfiguration; TTL-compatible inputs interface directly with MCU GPIO without level shifters.

Data Demultiplexing

Logic State Expansion

Use Scenario: Distributing a single control signal (e.g., reset or interrupt) to four distinct subsystems based on mode register bits.

IC Role / Device Role / Timing Role: Uses active-low G input as data line while A/B select destination; outputs assert low to trigger individual resets.

Use Value: Eliminates need for discrete gates or CPLD logic; built-in demux function reduces BOM count and layout area.

Use Scenario: Expanding limited MCU GPIO count to drive eight discrete indicators or relay drivers via addressable enable scheme.

IC Role / Device Role / Timing Role: Two decoders generate eight unique active-low strobes synchronized to address latches.

Use Value: Enables deterministic, glitch-free output activation; balanced delays prevent race conditions across strobe edges.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual decoder/demultiplexer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74ACT139N	Same ACT logic family, identical pinout and DC specs; differs only in TI's internal part numbering and marking convention.	No functional difference; validated drop-in replacement per TI's cross-reference documentation.	Select SN74ACT139N if sourcing from newer TI production lots or requiring updated traceability labeling.
74AC139PC	AC-series variant: wider VCC range (2 V–6 V), higher max fCLK, but lower output drive (±24 mA same) and no MIL-STD-883 qualification.	Suitable for commercial-temperature-only designs; lacks extended temp rating and 2-kV ESD certification of CD74ACT139E.	Choose 74AC139PC only for cost-sensitive, non-military applications where 0°C–70°C operation suffices.

Compared with SN74ACT139N and 74AC139PC, the CD74ACT139E provides guaranteed operation from –55°C to 125°C, MIL-STD-883 ESD compliance, and legacy design continuity - making it preferred for aerospace, defense, and long-lifecycle industrial deployments.

Availability

CD74ACT139E is available at Aetrix Electronics and suitable for memory decoding, peripheral selection, data demultiplexing, and logic state expansion requiring stable component supply across extended temperature ranges and long-term obsolescence management.

Supply support for CD74ACT139E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader founded in 1930, specializing in analog, embedded processing, and logic ICs with broad industrial, automotive, and aerospace qualification.

The CD74ACT139E belongs to TI's Advanced CMOS Technology (ACT) logic family, engineered for high-speed, low-power 5-V digital systems demanding TTL compatibility, latchup immunity, and extended temperature reliability.

FAQ

What is the maximum operating temperature range for the CD74ACT139E?

The CD74ACT139E is rated for operation from –55°C to 125°C, meeting extended industrial and military environmental requirements. This specification is verified per MIL-PRF-38535 for qualified devices and applies to all production units marked CD74ACT139E in PDIP-N package. The CD74ACT139E maintains full electrical performance across this range without derating.

Does the CD74ACT139E support 3.3-V logic interfacing?

No - the CD74ACT139E is specified only for 4.5 V–5.5 V VCC operation and requires TTL-compatible input thresholds (VIH = 2 V min, VIL = 0.8 V max). Driving its inputs from 3.3-V logic may result in marginal or non-functional VIH margins; level translation is required for reliable 3.3-V system integration. The CD74ACT139E does not support mixed-supply operation.

How many unit loads does each input of the CD74ACT139E represent?

Per TI's ACT Input Load Table, input pins A and B each represent 1 unit load (defined as 2.4 mA ∆ICC at 25°C), while the G (enable) input represents 0.67 unit load. This low loading enables direct fanout from standard LS-TTL or ACT outputs without buffering, preserving signal integrity in dense logic arrays using the CD74ACT139E.

Is the CD74ACT139E pin-compatible with the CD74HC139?

No - although both are dual 2-to-4 decoders, the CD74ACT139E and CD74HC139 differ in logic family characteristics: ACT has TTL-compatible inputs and higher drive strength (±24 mA), while HC uses CMOS thresholds and lower drive (±4 mA). Their pinouts match, but substituting CD74HC139 for CD74ACT139E risks VIH/VIL mismatch and insufficient output current in the CD74ACT139E's target applications.

What is the purpose of the two enable inputs (1G and 2G) in the CD74ACT139E?

The 1G and 2G inputs are independent active-low enables - each controls one decoder section. When high, all four outputs (Y0–Y3) of that decoder go high-impedance (inactive); when low, decoding proceeds normally. In demultiplexing mode, G serves as the data input while A/B select the output channel, allowing the CD74ACT139E to route one input to four destinations with minimal external logic.

CD74ACT139E Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: 74ACT

Package/Case:: 16-DIP (0.300", 7.62mm)

Packaging:: Tube

Product Status:: Active

Type:: Decoder/Demultiplexer

Circuit:: 1 x 2:4

Independent Circuits:: 2

Current - Output High, Low:: 24mA, 24mA

Voltage Supply Source:: Single Supply

Voltage - Supply:: 4.5V ~ 5.5V

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 16-PDIP

CD74ACT139E FAQ

1.How can I place an order for CD74ACT139E through Aetrix?

Please submit a Request for Quotation (RFQ) for CD74ACT139E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for CD74ACT139E reliable?

The price and inventory of CD74ACT139E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74ACT139E is usually 5 days.

3.What payment methods are accepted for CD74ACT139E?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74ACT139E transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for CD74ACT139E?

CD74ACT139E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your CD74ACT139E order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for CD74ACT139E?

For technical support, including CD74ACT139E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74ACT139E requirements.

6.How does Aetrix verify that CD74ACT139E is sourced from the original manufacturer or authorized distributors?

All CD74ACT139E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74ACT139E meets industry standards.

7.What is the process for return or replacement of CD74ACT139E?

All CD74ACT139E units undergo pre-shipment inspection (PSI). If there is an issue with CD74ACT139E, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The CD74ACT139E part is unused and in its original packaging.

Return procedure for CD74ACT139E:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…