Texas Instruments CD74ACT139M96
- Part No.:
- CD74ACT139M96
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74ACT139M96.pdf
- Description:
- IC DECODER/DEMUX 1X2:4 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:996
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74ACT139M96 from Texas Instruments is a dual 2-line-to-4-line decoder/demultiplexer in SOIC-16 package, operating at 4.5 V to 5.5 V, with ±24 mA output drive, balanced propagation delays (2.9–11.5 ns), and TTL-compatible inputs. It serves as a high-speed address decoder in memory subsystems and data-routing logic where low-latency enable-controlled signal distribution is required.
For engineers reviewing the CD74ACT139M96 datasheet, CD74ACT139M96 pinout, CD74ACT139M96 application, or CD74ACT139M96 equivalent, this page delivers verified functional identity, SOIC-16 terminal mapping, propagation delay behavior under 50-pF load, noise-immune CMOS architecture, and validated alternatives for memory decoding and demux use cases.
Technical Context
The CD74ACT139M96 integrates two independent decoders, each with active-low enable (G), two select inputs (A, B), and four active-low outputs (Y0–Y3). Its fully buffered inputs present only one normalized ACT unit load (1.0 for A/B, 0.67 for G), minimizing fanout burden on upstream drivers.
It employs SCR-latchup-resistant CMOS process with 2-kV ESD protection (MIL-STD-883, Method 3015), operates across –55°C to +125°C, and achieves bipolar-F/AS/S speed grades while consuming significantly less power than equivalent bipolar families.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 5.5 V - Ensures compatibility with standard 5-V TTL/CMOS systems and stable operation under supply variation. |
| Propagation Delay (tPLH/tPHL) | 2.9 ns (min) to 11.5 ns (max) at VCC = 5 V, CL = 50 pF - Enables sub-12-ns address decode critical for high-speed memory access timing. |
| Output Drive | ±24 mA - Supports direct fanout to 15 F-series TTL loads without external buffers. |
| Input Thresholds | VIH = 2.0 V, VIL = 0.8 V - Guarantees robust noise immunity at 30% of VCC and reliable interfacing with TTL outputs. |
| Quiescent ICC | 8 µA (typ) at 5.5 V - Delivers ultra-low static power in standby, essential for low-power system control logic. |
| ESD Protection | ≥2 kV per MIL-STD-883, Method 3015 - Provides production-ready handling margin without additional board-level protection. |
| Operating Temperature | –55°C to +125°C - Qualified for military, aerospace, and extended industrial environments. |
Pinout & Package
CD74ACT139M96 is housed in a 16-pin SOIC (D) package with 1.27-mm pitch, JEDEC MS-012AC compliant, moisture sensitivity level 1 (260°C peak reflow), and tape-and-reel packaging (2500 units/reel).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1G, 2G | Active-low enable input | Each controls its respective decoder; when high, all outputs go high-impedance (demux mode) or inactive high (decoder mode). |
| 1A, 1B / 2A, 2B | Binary select inputs | Two-bit address lines determining which of four outputs (Y0–Y3) is asserted low per decoder. |
| 1Y0–1Y3 / 2Y0–2Y3 | Active-low decoded outputs | Assert low for selected channel; open-collector compatible due to strong pull-down capability (24 mA sink). |
| 8 | GND | Ground reference for all internal logic and output stages. |
| 16 | VCC | Positive supply rail; must be decoupled locally to maintain switching noise margin. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent decoders | Enables simultaneous decoding of two 2-bit addresses-e.g., bank and row selection-without inter-stage delay coupling. |
| Balanced tPLH/tPHL | Minimizes skew between rising/falling edge responses, critical for glitch-free address strobing in synchronous memory systems. |
| SCR-latchup immunity | Prevents destructive latch-up during transient overvoltage or hot-insertion events in ruggedized embedded platforms. |
| Unit-load buffered inputs | Reduces capacitive loading on preceding logic, allowing direct connection to clock or address bus drivers without buffering. |
| High-noise-margin inputs | 30% VCC noise immunity ensures reliable operation in electrically noisy industrial control cabinets or motor-drive proximity. |
Applications
| Memory Address Decoding | Peripheral Select Logic |
|---|---|
Use Scenario: Selecting one of four SRAM or ROM chips in a microcontroller-based data acquisition system with 16-bit address space. IC Role / Device Role / Timing Role: Dual decoder maps upper address bits to chip-enable lines, enabling concurrent access to multiple memory banks with <12 ns decode latency. Use Value: Eliminates need for discrete gate arrays or CPLDs, reducing BOM count and PCB area while meeting tight memory access timing budgets. |
Use Scenario: Routing UART, SPI, or GPIO signals to four different sensor modules based on host command. IC Role / Device Role / Timing Role: Acts as a demultiplexer using 1G/2G as data-select lines, directing serial data streams to designated peripherals. Use Value: Provides deterministic, low-jitter signal routing with no added setup/hold timing constraints beyond standard CMOS levels. |
| Industrial I/O Expansion | Legacy Bus Interface Logic |
Use Scenario: Expanding PLC digital output capacity by decoding 2-bit control words into 4-channel relay driver enables. IC Role / Device Role / Timing Role: Decoder output drives optocoupler inputs directly; active-low outputs match common cathode relay driver topology. Use Value: Leverages ±24 mA sink current to eliminate external transistor stages, simplifying isolation interface design. |
Use Scenario: Adapting modern microcontroller address/data buses to legacy ISA or VME backplane slot decoding requirements. IC Role / Device Role / Timing Role: Provides standardized 2-to-4 line expansion for address-space partitioning in retro-computing or test equipment upgrades. Use Value: Maintains full MIL-PRF-38535 qualification and –55°C to +125°C operation required for avionics retrofit applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual decoder/demultiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ACT139DR | Same ACT family, identical pinout and AC/DC specs; rated for –40°C to +85°C commercial temp range only. | Suitable for cost-sensitive industrial controllers not requiring extended temperature operation. | Select when ambient operating conditions remain within commercial range and RoHS compliance is mandatory. |
| CD74HC139M96 | HC-family variant: lower drive (±4 mA), slower max delay (27 ns), wider VCC range (2 V–6 V), but higher noise immunity at low VCC. | Better suited for battery-powered or multi-voltage systems where power efficiency outweighs speed. | Choose when system VCC may drop below 4.5 V or when 24-mA drive is unnecessary and quiescent current must be minimized. |
Compared with SN74ACT139DR and CD74HC139M96, the CD74ACT139M96 uniquely combines military-grade temperature range, 24-mA drive, and sub-12-ns propagation-making it the only option qualified for high-reliability, high-speed decoding in harsh-environment embedded systems.
Availability
CD74ACT139M96 is available at Aetrix Electronics and suitable for memory address decoding, peripheral demultiplexing, industrial I/O expansion, and legacy bus interface applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74ACT139M96 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of heritage in high-reliability logic families and military-grade component qualification.
The CD74ACT139M96 belongs to TI's advanced CMOS (ACT) logic product line, engineered specifically for high-speed, low-power, noise-immune digital interface and decoding functions in aerospace, defense, and industrial control systems.
FAQ
What is the maximum operating temperature range for CD74ACT139M96?
The CD74ACT139M96 is specified for continuous operation from –55°C to +125°C, making it suitable for deployment in extreme environments such as engine control units, downhole instrumentation, and avionics systems where thermal stability is mission-critical. This rating is confirmed in the "Recommended Operating Conditions" table of the SCHS337 datasheet and applies to the SOIC (D) package variant shipped in tape-and-reel format as CD74ACT139M96.
Does CD74ACT139M96 support 3.3-V logic interfaces?
No, CD74ACT139M96 requires a minimum VCC of 4.5 V and is not guaranteed to operate reliably at 3.3 V. Its input thresholds (VIH = 2.0 V, VIL = 0.8 V) and output voltage levels are optimized for 5-V TTL/CMOS systems. For 3.3-V compatibility, consider the CD74HC139M96 or SN74LVC139A instead-both explicitly characterized down to 2 V or 1.65 V VCC.
Can CD74ACT139M96 be used as a 1-to-4 demultiplexer?
Yes, CD74ACT139M96 can function as two independent 1-to-4 demultiplexers by using the active-low enable (G) input as the data line and tying A and B to fixed logic levels. When G toggles, the selected Yx output mirrors the G state (active-low), while other outputs remain high. This configuration is explicitly supported in the device's functional description and truth table, and benefits from the same ±24 mA drive and low propagation delay as decoder mode.
What is the pin 1 orientation for CD74ACT139M96 in tape-and-reel packaging?
Per TI's Package Materials Information (10-Aug-2026), CD74ACT139M96 in SOIC-D tape uses Quadrant Q1 for pin 1 orientation. The carrier tape is designed so that pin 1 aligns with the sprocket hole in the first cavity of each quadrant, ensuring consistent automated placement during SMT assembly without manual rotation verification.
Is CD74ACT139M96 lead-free and RoHS compliant?
Yes, CD74ACT139M96 is RoHS compliant with lead finish NIPDAU (Nickel/Palladium/Gold), as documented in TI's Package Option Addendum (15-Jul-2026). It carries MSL Level-1 rating (unlimited floor life at ≤30°C/60% RH) and is qualified for lead-free reflow up to 260°C peak temperature-fully compatible with modern Pb-free manufacturing processes.
CD74ACT139M96 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74ACT
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 2:4
- Independent Circuits:
- 2
- Current - Output High, Low:
- 24mA, 24mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74ACT139M96 FAQ
1.How can I place an order for CD74ACT139M96 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74ACT139M96 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74ACT139M96 reliable?
The price and inventory of CD74ACT139M96 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74ACT139M96 is usually 5 days.
3.What payment methods are accepted for CD74ACT139M96?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74ACT139M96 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74ACT139M96?
CD74ACT139M96 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74ACT139M96 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74ACT139M96?
For technical support, including CD74ACT139M96 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74ACT139M96 requirements.
6.How does Aetrix verify that CD74ACT139M96 is sourced from the original manufacturer or authorized distributors?
All CD74ACT139M96 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74ACT139M96 meets industry standards.
7.What is the process for return or replacement of CD74ACT139M96?
All CD74ACT139M96 units undergo pre-shipment inspection (PSI). If there is an issue with CD74ACT139M96, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74ACT139M96 part is unused and in its original packaging.
Return procedure for CD74ACT139M96:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74ACT139M96 Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
